In thesis, a test time reduction (a low cost test) methodology for digitally-calibrated pipeline analog-to-digital converters (ADCs) is presented. A long calibration time is required in the final test to validate performance of these designs. To reduce total test time, optimized calibration technique and calibrated effective number of bits (ENOB) prediction from calibration coefficient will be presented. With the prediction technique, failed devices can be identified only without actual calibration. This technique reduces significant amount of time for the total test time.
Download count: 0
- Partial requirement for: M.S., Arizona State University, 2013Note typethesis
- Includes bibliographical references (p. 22-23)Note typebibliography
- Field of study: Electrical engineering