In thesis, a test time reduction (a low cost test) methodology for digitally-calibrated pipeline analog-to-digital converters (ADCs) is presented. A long calibration time is required in the final test to validate performance of these designs. To reduce total test time, optimized calibration technique and calibrated effective number of bits (ENOB) prediction from calibration coefficient will be presented. With the prediction technique, failed devices can be identified only without actual calibration. This technique reduces significant amount of time for the total test time.
- Digital calibration and prediction of effective number of bits for pipeline ADC
The date the item was original created (prior to any relationship with the ASU Digital Repositories.)
Collections this item is in
Citation and reuse
Statement of Responsibility
by Kibeom Kim