Description
Network-on-Chip (NoC) architectures have emerged as the solution to the on-chip communication challenges of multi-core embedded processor architectures. Design space exploration and performance evaluation of a NoC design requires fast simulation infrastructure. Simulation of register transfer level model of NoC is too slow for any meaningful design space exploration.
Download count: 0
Details
Contributors
- Arlagadda Narasimharaju, Jyothi Swaroop (Author)
- Chatha, Karamvir S (Thesis advisor)
- Sen, Arunabha (Committee member)
- Shrivastava, Aviral (Committee member)
- Arizona State University (Publisher)
Date Created
The date the item was original created (prior to any relationship with the ASU Digital Repositories.)
2012
Subjects
Resource Type
Collections this item is in
Note
- Partial requirement for: M.S., Arizona State University, 2012Note typethesis
- Includes bibliographical references (p. 52-53)Note typebibliography
- Field of study: Electrical engineering
Citation and reuse
Statement of Responsibility
by Jyothi Swaroop Arlagadda Narasimharaju