Description

Caches pose a serious limitation in scaling many-core architectures since the demand of area and power for maintaining cache coherence increases rapidly with the number of cores. Scratch-Pad Memories (SPMs)

Caches pose a serious limitation in scaling many-core architectures since the demand of area and power for maintaining cache coherence increases rapidly with the number of cores. Scratch-Pad Memories (SPMs) provide a cheaper and lower power alternative that can be used to build a more scalable many-core architecture. The trade-off of substituting SPMs for caches is however that the data must be explicitly managed in software. Heap management on SPM poses a major challenge due to the highly dynamic nature of of heap data access.

Reuse Permissions
  • 2.84 MB application/pdf

    Download count: 0

    Details

    Contributors
    Date Created
    • 2017
    Resource Type
  • Text
  • Collections this item is in
    Note
    • Masters Thesis Computer Science 2017

    Machine-readable links