Filtering by
- All Subjects: engineering
- Creators: Ayyanar, Raja
Realtime understanding of one’s complete metabolic state is crucial to controlling weight and managing chronic illnesses, such as diabetes. This project represents the development of a novel breath acetone sensor within the Biodesign Institute’s Center for Bioelectronics and Biosensors. The purpose is to determine if a sensor can be manufactured with the capacity to measure breath acetone concentrations typical of various levels of metabolic activity. For this purpose, a solution that selectively interacts with acetone was embedded in a sensor cartridge that is permeable to volatile organic compounds. After 30 minutes of exposure to a range of acetone concentrations, a color change response was observed in the sensors. Requiring only exposure to a breath, these novel sensor configurations may offer non-trivial improvements to clinical and at-home measurement of lipid metabolic rate.
Currently, several hard-switching topologies have been employed such as conventional boost DC/DC, interleaved step-up DC/DC, and full-bridge DC/DC converter. These converters face respective limitations in achieving high step-up conversion ratio, size and weight issues, or high component count. In this work, a bi-directional synchronous boost DC/DC converter with easy interleaving capability is proposed with a novel ZVT mechanism. This converter steps up the EV battery voltage of 200V-300V to a wide range of variable output voltages ranging from 310V-800V. High power density and efficiency are achieved through high switching frequency of 250kHz for each phase with effective frequency doubling through interleaving. Also, use of wide bandgap high voltage SiC switches allows high efficiency operation even at high temperatures.
Comprehensive analysis, design details and extensive simulation results are presented. Incorporating ZVT branch with adaptive time delay results in converter efficiency close to 98%. Experimental results from a 2.5kW hardware prototype validate the performance of the proposed approach. A peak efficiency of 98.17% has been observed in hardware in the boost or motoring mode.
important to increase the eciency and reliability of this emerging clean energy technologies.
This thesis focuses on modeling and reliability of solar micro inverters. In
order to make photovoltaics (PV) cost competitive with traditional energy sources,
the economies of scale have been guiding inverter design in two directions: large,
centralized, utility-scale (500 kW) inverters vs. small, modular, module level (300
W) power electronics (MLPE). MLPE, such as microinverters and DC power optimizers,
oer advantages in safety, system operations and maintenance, energy yield,
and component lifetime due to their smaller size, lower power handling requirements,
and module-level power point tracking and monitoring capability [1]. However, they
suer from two main disadvantages: rst, depending on array topology (especially
the proximity to the PV module), they can be subjected to more extreme environments
(i.e. temperature cycling) during the day, resulting in a negative impact to
reliability; second, since solar installations can have tens of thousands to millions of
modules (and as many MLPE units), it may be dicult or impossible to track and
repair units as they go out of service. Therefore identifying the weak links in this
system is of critical importance to develop more reliable micro inverters.
While an overwhelming majority of time and research has focused on PV module
eciency and reliability, these issues have been largely ignored for the balance
of system components. As a relatively nascent industry, the PV power electronics
industry does not have the extensive, standardized reliability design and testing procedures
that exist in the module industry or other more mature power electronics
industries (e.g. automotive). To do so, the critical components which are at risk and
their impact on the system performance has to be studied. This thesis identies and
addresses some of the issues related to reliability of solar micro inverters.
This thesis presents detailed discussions on various components of solar micro inverter
and their design. A micro inverter with very similar electrical specications in
comparison with commercial micro inverter is modeled in detail and veried. Components
in various stages of micro inverter are listed and their typical failure mechanisms
are reviewed. A detailed FMEA is conducted for a typical micro inverter to identify
the weak links of the system. Based on the S, O and D metrics, risk priority number
(RPN) is calculated to list the critical at-risk components. Degradation of DC bus
capacitor is identied as one the failure mechanism and the degradation model is built
to study its eect on the system performance. The system is tested for surge immunity
using standard ring and combinational surge waveforms as per IEEE 62.41 and
IEC 61000-4-5 standards. All the simulation presented in this thesis is performed
using PLECS simulation software.
Because arc propagation is a stochastic process, an arc could travel on different paths based on the electric field distribution. Some arc paths jump between insulator sheds instead of travelling along the insulator surfaces. The arc jumping could shorten the leakage distance and intensify the electric field. Therefore, the probabilities of arc jumping at different locations of sheds are also calculated in this dissertation.
The new simulation model is based on numerical electric field calculation and random walk theory. The electric field is calculated by the variable-grid finite difference method. The random walk theory from the Monte Carlo Method is utilized to describe the random propagation process of arc growth. This model will permit insulator engineers to design the reasonable geometry of insulators, to reduce the flashover phenomena under a wide range of operating conditions.
For this study, a method of capacitance scan is proposed. The bus admittance matrix is used as a model of the networked transmission system. The calculations on the admittance matrix were done using Matlab. The test bed is the actual transmission system in Arizona; however, for proprietary reasons, bus names are masked in the thesis copy in-tended for the public domain. The admittance matrix was obtained from data using the PowerWorld Simulator after equivalencing the 2016 summer peak load (planning case). The full Western Electricity Coordinating Council (WECC) system data were used. The equivalencing procedure retains only the Arizona portion of the WECC.
The capacitor scan results for single capacitor placement and multiple capacitor placement cases are presented. Problematic cases are identified in the form of ‘forbidden response. The harmonic voltage impact of known sources of harmonics, mainly large scale HVDC sources, is also presented.
Specific key results for the study indicated include:
• The forbidden zones obtained as per the IEEE 519 standard indicates the bus 10 to be the most problematic bus.
• The forbidden zones also indicate that switching values for the switched shunt capacitor (if used) at bus 3 should be should be considered carefully to avoid resonance condition from existing.
• The highest sensitivity of 0.0033 per unit for HVDC sources of harmonics was observed at bus 7 when all the HVDC sources were active at the same time.