Matching Items (9)
Filtering by

Clear all filters

151596-Thumbnail Image.png
Description
Carrier lifetime is one of the few parameters which can give information about the low defect densities in today's semiconductors. In principle there is no lower limit to the defect density determined by lifetime measurements. No other technique can easily detect defect densities as low as 10-9 - 10-10 cm-3

Carrier lifetime is one of the few parameters which can give information about the low defect densities in today's semiconductors. In principle there is no lower limit to the defect density determined by lifetime measurements. No other technique can easily detect defect densities as low as 10-9 - 10-10 cm-3 in a simple, contactless room temperature measurement. However in practice, recombination lifetime τr measurements such as photoconductance decay (PCD) and surface photovoltage (SPV) that are widely used for characterization of bulk wafers face serious limitations when applied to thin epitaxial layers, where the layer thickness is smaller than the minority carrier diffusion length Ln. Other methods such as microwave photoconductance decay (µ-PCD), photoluminescence (PL), and frequency-dependent SPV, where the generated excess carriers are confined to the epitaxial layer width by using short excitation wavelengths, require complicated configuration and extensive surface passivation processes that make them time-consuming and not suitable for process screening purposes. Generation lifetime τg, typically measured with pulsed MOS capacitors (MOS-C) as test structures, has been shown to be an eminently suitable technique for characterization of thin epitaxial layers. It is for these reasons that the IC community, largely concerned with unipolar MOS devices, uses lifetime measurements as a "process cleanliness monitor." However when dealing with ultraclean epitaxial wafers, the classic MOS-C technique measures an effective generation lifetime τg eff which is dominated by the surface generation and hence cannot be used for screening impurity densities. I have developed a modified pulsed MOS technique for measuring generation lifetime in ultraclean thin p/p+ epitaxial layers which can be used to detect metallic impurities with densities as low as 10-10 cm-3. The widely used classic version has been shown to be unable to effectively detect such low impurity densities due to the domination of surface generation; whereas, the modified version can be used suitably as a metallic impurity density monitoring tool for such cases.
ContributorsElhami Khorasani, Arash (Author) / Alford, Terry (Thesis advisor) / Goryll, Michael (Committee member) / Bertoni, Mariana (Committee member) / Arizona State University (Publisher)
Created2013
151512-Thumbnail Image.png
Description
Photodetectors in the 1.7 to 4.0 μm range are being commercially developed on InP substrates to meet the needs of longer wavelength applications such as thermal and medical sensing. Currently, these devices utilize high indium content metamorphic Ga1-xInxAs (x > 0.53) layers to extend the wavelength range beyond the 1.7

Photodetectors in the 1.7 to 4.0 μm range are being commercially developed on InP substrates to meet the needs of longer wavelength applications such as thermal and medical sensing. Currently, these devices utilize high indium content metamorphic Ga1-xInxAs (x > 0.53) layers to extend the wavelength range beyond the 1.7 μm achievable using lattice matched GaInAs. The large lattice mismatch required to reach the extended wavelengths results in photodetector materials that contain a large number of misfit dislocations. The low quality of these materials results in a large nonradiative Shockley Read Hall generation/recombination rate that is manifested as an undesirable large thermal noise level in these photodetectors. This work focuses on utilizing the different band structure engineering methods to design more efficient devices on InP substrates. One prospective way to improve photodetector performance at the extended wavelengths is to utilize lattice matched GaInAs/GaAsSb structures that have a type-II band alignment, where the ground state transition energy of the superlattice is smaller than the bandgap of either constituent material. Over the extended wavelength range of 2 to 3 μm this superlattice structure has an optimal period thickness of 3.4 to 5.2 nm and a wavefunction overlap of 0.8 to 0.4, respectively. In using a type-II superlattice to extend the cutoff wavelength there is a tradeoff between the wavelength reached and the electron-hole wavefunction overlap realized, and hence absorption coefficient achieved. This tradeoff and the subsequent reduction in performance can be overcome by two methods: adding bismuth to this type-II material system; applying strain on both layers in the system to attain strain-balanced condition. These allow the valance band alignment and hence the wavefunction overlap to be tuned independently of the wavelength cutoff. Adding 3% bismuth to the GaInAs constituent material, the resulting lattice matched Ga0.516In0.484As0.970Bi0.030/GaAs0.511Sb0.489superlattice realizes a 50% larger absorption coefficient. While as, similar results can be achieved with strain-balanced condition with strain limited to 1.9% on either layer. The optimal design rules derived from the different possibilities make it feasible to extract superlattice period thickness with the best absorption coefficient for any cutoff wavelength in the range.  
ContributorsSharma, Ankur R (Author) / Johnson, Shane (Thesis advisor) / Goryll, Michael (Committee member) / Roedel, Ronald (Committee member) / Arizona State University (Publisher)
Created2013
149937-Thumbnail Image.png
Description
There will always be a need for high current/voltage transistors. A transistor that has the ability to be both or either of these things is the silicon metal-silicon field effect transistor (MESFET). An additional perk that silicon MESFET transistors have is the ability to be integrated into the standard silicon

There will always be a need for high current/voltage transistors. A transistor that has the ability to be both or either of these things is the silicon metal-silicon field effect transistor (MESFET). An additional perk that silicon MESFET transistors have is the ability to be integrated into the standard silicon on insulator (SOI) complementary metal oxide semiconductor (CMOS) process flow. This makes a silicon MESFET transistor a very valuable device for use in any standard CMOS circuit that may usually need a separate integrated circuit (IC) in order to switch power on or from a high current/voltage because it allows this function to be performed with a single chip thereby cutting costs. The ability for the MESFET to cost effectively satisfy the needs of this any many other high current/voltage device application markets is what drives the study of MESFET optimization. Silicon MESFETs that are integrated into standard SOI CMOS processes often receive dopings during fabrication that would not ideally be there in a process made exclusively for MESFETs. Since these remnants of SOI CMOS processing effect the operation of a MESFET device, their effect can be seen in the current-voltage characteristics of a measured MESFET device. Device simulations are done and compared to measured silicon MESFET data in order to deduce the cause and effect of many of these SOI CMOS remnants. MESFET devices can be made in both fully depleted (FD) and partially depleted (PD) SOI CMOS technologies. Device simulations are used to do a comparison of FD and PD MESFETs in order to show the advantages and disadvantages of MESFETs fabricated in different technologies. It is shown that PD MESFET have the highest current per area capability. Since the PD MESFET is shown to have the highest current capability, a layout optimization method to further increase the current per area capability of the PD silicon MESFET is presented, derived, and proven to a first order.
ContributorsSochacki, John (Author) / Thornton, Trevor J (Thesis advisor) / Schroder, Dieter (Committee member) / Vasileska, Dragica (Committee member) / Goryll, Michael (Committee member) / Arizona State University (Publisher)
Created2011
156467-Thumbnail Image.png
Description
The hierarchical silica structure of the Coscinodiscus wailesii diatom was studied due to its intriguing optical properties. To bring the diatom into light harvesting applications, three crucial factors were investigated, including closely-packed diatom monolayer formation, bonding of the diatoms on a substrate, and conversion of silica diatom shells into silicon.

The hierarchical silica structure of the Coscinodiscus wailesii diatom was studied due to its intriguing optical properties. To bring the diatom into light harvesting applications, three crucial factors were investigated, including closely-packed diatom monolayer formation, bonding of the diatoms on a substrate, and conversion of silica diatom shells into silicon.

The closely-packed monolayer formation of diatom valves on silicon substrates was accomplished using their hydrodynamic properties and the surface tension of water. Valves dispersed on a hydrophobic surface were able to float-up with a preferential orientation (convex side facing the water surface) when water was added. The floating diatom monolayer was subsequently transferred to a silicon substrate. A closely-packed diatom monolayer on the silicon substrate was obtained after the water evaporated at room temperature.

The diatom monolayer was then directly bonded onto the substrate via a sintering process at high temperature in air. The percentage of bonded valves increased as the temperature increased. The valves started to sinter into the substrate at 1100°C. The sintering process caused shrinkage of the nanopores at temperatures above 1100°C. The more delicate structure was more sensitive to the elevated temperature. The cribellum, the most intricate nanostructure of the diatom (~50 nm), disappeared at 1125°C. The cribrum, consisting of approximated 100-300 nm diameter pores, disappeared at 1150°C. The areola, the micro-chamber-liked structure, can survive up to 1150°C. At 1200°C, the complete nanostructure was destroyed. In addition, cross-section images revealed that the valves fused into the thermally-grown oxide layer that was generated on the substrate at high temperatures.

The silica-sintered diatom close-packed monolayer, processed at 1125°C, was magnesiothermically converted into porous silicon using magnesium silicide. X-ray diffraction, infrared absorption, energy dispersive X-say spectra and secondary electron images confirmed the formation of a Si layer with preserved diatom nano-microstructure. The conversion process and subsequent application of a PEDOT:PSS coating both decreased the light reflection from the sample. The photocurrent and reflectance spectra revealed that the Si-diatom dominantly enhanced light absorption between 414 to 586 nm and 730 to 800 nm. Though some of the structural features disappeared during the sintering process, the diatom is still able to improve light absorption. Therefore, the sintering process can be used for diatom direct bonding in light harvesting applications.
ContributorsRojsatien, Srisuda (Author) / Goryll, Michael (Thesis advisor) / Alford, Terry (Thesis advisor) / Theodore, David (Committee member) / Arizona State University (Publisher)
Created2018
156613-Thumbnail Image.png
Description
This work describes efforts made toward the development of a compact, quantitative fluorescence-based multiplexed detection platform for point-of-care diagnostics. This includes the development of a microfluidic delivery and actuation system for multistep detection assays. Early detection of infectious diseases requires high sensitivity dependent on the precise actuation of fluids.

Methods

This work describes efforts made toward the development of a compact, quantitative fluorescence-based multiplexed detection platform for point-of-care diagnostics. This includes the development of a microfluidic delivery and actuation system for multistep detection assays. Early detection of infectious diseases requires high sensitivity dependent on the precise actuation of fluids.

Methods of fluid actuation were explored to allow delayed delivery of fluidic reagents in multistep detection lateral flow assays (LFAs). Certain hydrophobic materials such as wax were successfully implemented in the LFA with the use of precision dispensed valves. Sublimating materials such as naphthalene were also characterized along with the implementation of a heating system for precision printing of the valves.

Various techniques of blood fractionation were also investigated and this work demonstrates successful blood fractionation in an LFA. The fluid flow of reagents was also characterized and validated with the use of mathematical models and multiphysics modeling software. Lastly intuitive, user-friendly mobile and desktop applications were developed to interface the underlying Arduino software. The work advances the development of a system which successfully integrates all components of fluid separation and delivery along with highly sensitive detection and a user-friendly interface; the system will ultimately provide clinically significant diagnostics in a of point-of-care device.
ContributorsArafa, Hany M (Author) / Blain Christen, Jennifer M (Thesis advisor) / Goryll, Michael (Committee member) / Smith, Barbara (Committee member) / Arizona State University (Publisher)
Created2018
156861-Thumbnail Image.png
Description
In this project, current-voltage (I-V) and Deep Level Transient Spectroscopy (DLTS) measurements are used to (a) characterize the electrical properties of Nb/p-type Si Schottky barriers, (b) identify the concentration and physical character of the electrically active defects present in the depletion region, and (c) use thermal processing to reduce the

In this project, current-voltage (I-V) and Deep Level Transient Spectroscopy (DLTS) measurements are used to (a) characterize the electrical properties of Nb/p-type Si Schottky barriers, (b) identify the concentration and physical character of the electrically active defects present in the depletion region, and (c) use thermal processing to reduce the concentration or eliminate the defects. Barrier height determinations using temperature-dependent I-V measurements indicate that the barrier height decreases from 0.50 eV to 0.48 eV for anneals above 200 C. The electrically-active defect concentration measured using DLTS (deep level transient spectroscopy) drops markedly after anneals at 250 C.

A significant increase in leakage currents is almost always observed in near-ideal devices upon annealing. In contrast, non-ideal devices dominated by leakage currents annealed at 150 C to 250 C exhibit a significant decrease in such currents.
ContributorsKrishna Murthy, Madhu (Author) / Newman, Nathan (Thesis advisor) / Goryll, Michael (Committee member) / Alford, Terry (Committee member) / Arizona State University (Publisher)
Created2018
154865-Thumbnail Image.png
Description
InAsBi is a narrow direct gap III-V semiconductor that has recently attracted considerable attention because its bandgap is tunable over a wide range of mid- and long-wave infrared wavelengths for optoelectronic applications. Furthermore, InAsBi can be integrated with other III-V materials and is potentially an alternative to commercial II-VI

InAsBi is a narrow direct gap III-V semiconductor that has recently attracted considerable attention because its bandgap is tunable over a wide range of mid- and long-wave infrared wavelengths for optoelectronic applications. Furthermore, InAsBi can be integrated with other III-V materials and is potentially an alternative to commercial II-VI photodetector materials such as HgCdTe.

Several 1 μm thick, nearly lattice-matched InAsBi layers grown on GaSb are examined using Rutherford backscattering spectrometry and X-ray diffraction. Random Rutherford backscattering measurements indicate that the average Bi mole fraction ranges from 0.0503 to 0.0645 for the sample set, and ion channeling measurements indicate that the Bi atoms are substitutional. The X-ray diffraction measurements show a diffraction sideband near the main (004) diffraction peak, indicating that the Bi mole fraction is not laterally uniform in the layer. The average out of plane tetragonal distortion is determined by modeling the main and sideband diffraction peaks, from which the average unstrained lattice constant of each sample is determined. By comparing the Bi mole fraction measured by random Rutherford backscattering with the InAsBi lattice constant for the sample set, the lattice constant of zinc blende InBi is determined to be 6.6107 Å.

Several InAsBi quantum wells tensilely strained to the GaSb lattice constant with dilute quantities of Bi are characterized using photoluminescence spectroscopy. Investigation of the integrated intensity as a function of carrier excitation density spanning 5×1025 to 5×1026 cm-3 s-1 indicates radiative dominated recombination and high quantum efficiency over the 12 to 250 K temperature range. The bandgap of InAsBi is ascertained from the photoluminescence spectra and parameterized as a function of temperature using the Einstein single oscillator model. The dilute Bi mole fraction of the InAsBi quantum wells is determined by comparing the measured bandgap energy to that predicted by the valence band anticrossing model. The Bi mole fraction determined by photoluminescence agrees reasonably well with that estimated using secondary ion mass spectrometry.
ContributorsShalindar Christraj, Arvind Joshua Jaydev (Author) / Johnson, Shane R (Thesis advisor) / Alford, Terry L. (Committee member) / Goryll, Michael (Committee member) / Arizona State University (Publisher)
Created2016
151804-Thumbnail Image.png
Description
The partially-depleted (PD) silicon Metal Semiconductor Field Effect Transistor (MESFET) is becoming more and more attractive for analog and RF applications due to its high breakdown voltage. Compared to conventional CMOS high voltage transistors, the silicon MESFET can be fabricated in commercial standard Silicon-on-Insulator (SOI) CMOS foundries without any change

The partially-depleted (PD) silicon Metal Semiconductor Field Effect Transistor (MESFET) is becoming more and more attractive for analog and RF applications due to its high breakdown voltage. Compared to conventional CMOS high voltage transistors, the silicon MESFET can be fabricated in commercial standard Silicon-on-Insulator (SOI) CMOS foundries without any change to the process. The transition frequency of the device is demonstrated to be 45GHz, which makes the MESFET suitable for applications in high power RF power amplifier designs. Also, high breakdown voltage and low turn-on resistance make it the ideal choice for switches in the switching regulator designs. One of the anticipated applications of the MESFET is for the pass device for a low dropout linear regulator. Conventional NMOS and PMOS linear regulators suffer from high dropout voltage, low bandwidth and poor stability issues. In contrast, the N-MESFET pass transistor can provide an ultra-low dropout voltage and high bandwidth without the need for an external compensation capacitor to ensure stability. In this thesis, the design theory and problems of the conventional linear regulators are discussed. N-MESFET low dropout regulators are evaluated and characterized. The error amplifier used a folded cascode architecture with gain boosting. The source follower topology is utilized as the buffer to sink the gate leakage current from the MESFET. A shunt-feedback transistor is added to reduce the output impedance and provide the current adaptively. Measurement results show that the dropout voltage is less than 150 mV for a 1A load current at 1.8V output. Radiation measurements were done for discrete MESFET and fully integrated LDO regulators, which demonstrate their radiation tolerance ability for aerospace applications.
ContributorsChen, Bo (Author) / Thornton, Trevor (Thesis advisor) / Bakkaloglu, Bertan (Committee member) / Goryll, Michael (Committee member) / Arizona State University (Publisher)
Created2013
149398-Thumbnail Image.png
Description
Silicon Carbide (SiC) junction field effect transistors (JFETs) are ideal for switching high current, high voltage loads in high temperature environments. These devices require external drive circuits to generate pulse width modulated (PWM) signals switching from 0V to approximately 10V. Advanced CMOS microcontrollers are ideal for generating the PWM signals

Silicon Carbide (SiC) junction field effect transistors (JFETs) are ideal for switching high current, high voltage loads in high temperature environments. These devices require external drive circuits to generate pulse width modulated (PWM) signals switching from 0V to approximately 10V. Advanced CMOS microcontrollers are ideal for generating the PWM signals but are limited in output voltage due to their low breakdown voltage within the CMOS drive circuits. As a result, an intermediate buffer stage is required between the CMOS circuitry and the JFET. In this thesis, a discrete silicon-on-insulator (SOI) metal semiconductor field effect transistor (MESFET) was used to drive the gate of a SiC power JFET switching a 120V RMS AC supply into a 30Ω load. The wide operating temperature range and high breakdown voltage of up to 50V make the SOI MESFET ideal for power electronics in extreme environments. Characteristic curves for the MESFET were measured up to 250&degC.; To drive the JFET, the MESFET was DC biased and then driven by a 1.2V square wave PWM signal to switch the JFET gate from 0 to 10V at frequencies up to 20kHz. For simplicity, the 1.2V PWM square wave signal was provided by a 555 timer. The JFET gate drive circuit was measured at high temperatures up to 235&degC.; The circuit operated well at the high temperatures without any damage to the SOI MESFET or SiC JFET. The drive current of the JFET was limited by the duty cycle range of the 555 timer used. The SiC JFET drain current decreased with increased temperature. Due to the easy integration of MESFETs into SOI CMOS processes, MESFETs can be fabricated alongside MOSFETs without any changes in the process flow. This thesis demonstrates the feasibility of integrating a MESFET with CMOS PWM circuitry for a completely integrated SiC driver thus eliminating the need for the intermediate buffer stage.
ContributorsSummers, Nicholas, M.S (Author) / Thornton, Trevor J (Thesis advisor) / Goryll, Michael (Committee member) / Schroder, Dieter (Committee member) / Arizona State University (Publisher)
Created2010