Matching Items (105)
Filtering by
- All Subjects: Electrical Engineering
- All Subjects: Materials Science
- All Subjects: Physics
- Creators: Ozev, Sule
Description
Fuel cells, particularly solid oxide fuel cells (SOFC), are important for the future of greener and more efficient energy sources. Although SOFCs have been in existence for over fifty years, they have not been deployed extensively because they need to be operated at a high temperature (∼1000 °C), are expensive, and have slow response to changes in energy demands. One important need for commercialization of SOFCs is a lowering of their operating temperature, which requires an electrolyte that can operate at lower temperatures. Doped ceria is one such candidate. For this dissertation work I have studied different types of doped ceria to understand the mechanism of oxygen vacancy diffusion through the bulk. Doped ceria is important because they have high ionic conductivities thus making them attractive candidates for the electrolytes of solid oxide fuel cells. In particular, I have studied how the ionic conductivities are improved in these doped materials by studying the oxygen-vacancy formations and migrations. In this dissertation I describe the application of density functional theory (DFT) and Kinetic Lattice Monte Carlo (KLMC) simulations to calculate the vacancy diffusion and ionic conductivities in doped ceria. The dopants used are praseodymium (Pr), gadolinium (Gd), and neodymium (Nd), all belonging to the lanthanide series. The activation energies for vacancy migration between different nearest neighbor (relative to the dopant) positions were calculated using the commercial DFT code VASP (Vienna Ab-initio Simulation Package). These activation energies were then used as inputs to the KLMC code that I co-developed. The KLMC code was run for different temperatures (673 K to 1073 K) and for different dopant concentrations (0 to 40%). These simulations have resulted in the prediction of dopant concentrations for maximum ionic conductivity at a given temperature.
ContributorsAnwar, Shahriar (Author) / Adams, James B (Thesis advisor) / Crozier, Peter (Committee member) / Krause, Stephen (Committee member) / Arizona State University (Publisher)
Created2011
Description
Amorphous oxide semiconductors are promising new materials for various optoelectronic applications. In this study, improved electrical and optical properties upon thermal and microwave processing of mixed-oxide semiconductors are reported. First, arsenic-doped silicon was used as a model system to understand susceptor-assisted microwave annealing. Mixed oxide semiconductor films of indium zinc oxide (IZO) and indium gallium zinc oxide (IGZO) were deposited by room-temperature RF sputtering on flexible polymer substrates. Thermal annealing in different environments - air, vacuum and oxygen was done. Electrical and optical characterization was carried out before and after annealing. The degree of reversal in the degradation in electrical properties of the thin films upon annealing in oxygen was assessed by subjecting samples to subsequent vacuum anneals. To further increase the conductivity of the IGZO films, Ag layers of various thicknesses were embedded between two IGZO layers. Optical performance of the multilayer structures was improved by susceptor-assisted microwave annealing and furnace-annealing in oxygen environment without compromising on their electrical conductivity. The post-processing of the films in different environments was used to develop an understanding of mechanisms of carrier generation, transport and optical absorption. This study establishes IGZO as a viable transparent conductor, which can be deposited at room-temperature and processed by thermal and microwave annealing to improve electrical and optical performance for applications in flexible electronics and optoelectronics.
ContributorsGadre, Mandar (Author) / Alford, Terry L. (Thesis advisor) / Schroder, Dieter (Committee member) / Krause, Stephen (Committee member) / Theodore, David (Committee member) / Arizona State University (Publisher)
Created2011
Description
Current sensing ability is one of the most desirable features of contemporary current or voltage mode controlled DC-DC converters. Current sensing can be used for over load protection, multi-stage converter load balancing, current-mode control, multi-phase converter current-sharing, load independent control, power efficiency improvement etc. There are handful existing approaches for current sensing such as external resistor sensing, triode mode current mirroring, observer sensing, Hall-Effect sensors, transformers, DC Resistance (DCR) sensing, Gm-C filter sensing etc. However, each method has one or more issues that prevent them from being successfully applied in DC-DC converter, e.g. low accuracy, discontinuous sensing nature, high sensitivity to switching noise, high cost, requirement of known external power filter components, bulky size, etc. In this dissertation, an offset-independent inductor Built-In Self Test (BIST) architecture is proposed which is able to measure the inductor inductance and DCR. The measured DCR enables the proposed continuous, lossless, average current sensing scheme. A digital Voltage Mode Control (VMC) DC-DC buck converter with the inductor BIST and current sensing architecture is designed, fabricated, and experimentally tested. The average measurement errors for inductance, DCR and current sensing are 2.1%, 3.6%, and 1.5% respectively. For the 3.5mm by 3.5mm die area, inductor BIST and current sensing circuits including related pins only consume 5.2% of the die area. BIST mode draws 40mA current for a maximum time period of 200us upon start-up and the continuous current sensing consumes about 400uA quiescent current. This buck converter utilizes an adaptive compensator. It could update compensator internally so that the overall system has a proper loop response for large range inductance and load current. Next, a digital Average Current Mode Control (ACMC) DC-DC buck converter with the proposed average current sensing circuits is designed and tested. To reduce chip area and power consumption, a 9 bits hybrid Digital Pulse Width Modulator (DPWM) which uses a Mixed-mode DLL (MDLL) is also proposed. The DC-DC converter has a maximum of 12V input, 1-11 V output range, and a maximum of 3W output power. The maximum error of one least significant bit (LSB) delay of the proposed DPWM is less than 1%.
ContributorsLiu, Tao (Author) / Bakkaloglu, Bertan (Thesis advisor) / Ozev, Sule (Committee member) / Vermeire, Bert (Committee member) / Cao, Yu (Committee member) / Arizona State University (Publisher)
Created2011
Description
In this thesis, a Built-in Self Test (BiST) based testing solution is proposed to measure linear and non-linear impairments in the RF Transmitter path using analytical approach. Design issues and challenges with the impairments modeling and extraction in transmitter path are discussed. Transmitter is modeled for I/Q gain & phase mismatch, system non-linearity and DC offset using Matlab. BiST architecture includes a peak detector which includes a self mode mixer and 200 MHz filter. Self Mode mixing operation with filtering removes the high frequency signal contents and allows performing analysis on baseband frequency signals. Transmitter impairments were calculated using spectral analysis of output from the BiST circuitry using an analytical method. Matlab was used to simulate the system with known test impairments and impairment values from simulations were calculated based on system modeling in Mathematica. Simulated data is in good correlation with input test data along with very fast test time and high accuracy. The key contribution of the work is that, system impairments are extracted from transmitter response at baseband frequency using envelope detector hence eliminating the need of expensive high frequency ATE (Automated Test Equipments).
ContributorsGoyal, Nitin (Author) / Ozev, Sule (Thesis advisor) / Duman, Tolga (Committee member) / Bakkaloglu, Bertan (Committee member) / Arizona State University (Publisher)
Created2011
Description
The drive towards device scaling and large output power in millimeter and sub-millimeter wave power amplifiers results in a highly non-linear, out-of-equilibrium charge transport regime. Particle-based Full Band Monte Carlo device simulators allow an accurate description of this carrier dynamics at the nanoscale. This work initially compares GaN high electron mobility transistors (HEMTs) based on the established Ga-face technology and the emerging N-face technology, through a modeling approach that allows a fair comparison, indicating that the N-face devices exhibit improved performance with respect to Ga-face ones due to the natural back-barrier confinement that mitigates short-channel-effects. An investigation is then carried out on the minimum aspect ratio (i.e. gate length to gate-to-channel-distance ratio) that limits short channel effects in ultra-scaled GaN and InP HEMTs, indicating that this value in GaN devices is 15 while in InP devices is 7.5. This difference is believed to be related to the different dielectric properties of the two materials, and the corresponding different electric field distributions. The dielectric effects of the passivation layer in millimeter-wave, high-power GaN HEMTs are also investigated, finding that the effective gate length is increased by fringing capacitances, enhanced by the dielectrics in regions adjacent to the gate for layers thicker than 5 nm, strongly affecting the frequency performance of deep sub-micron devices. Lastly, efficient Full Band Monte Carlo particle-based device simulations of the large-signal performance of mm-wave transistor power amplifiers with high-Q matching networks are reported for the first time. In particular, a CellularMonte Carlo (CMC) code is self-consistently coupled with a Harmonic Balance (HB) frequency domain circuit solver. Due to the iterative nature of the HB algorithm, this simulation approach is possible only due to the computational efficiency of the CMC, which uses pre-computed scattering tables. On the other hand, HB allows the direct simulation of the steady-state behavior of circuits with long transient time. This work provides an accurate and efficient tool for the device early-stage design, which allows a computerbased performance evaluation in lieu of the extremely time-consuming and expensive iterations of prototyping and experimental large-signal characterization.
ContributorsGuerra, Diego (Author) / Saraniti, Marco (Thesis advisor) / Ferry, David K. (Committee member) / Goodnick, Stephen M (Committee member) / Ozev, Sule (Committee member) / Arizona State University (Publisher)
Created2011
Description
Sensing and controlling current flow is a fundamental requirement for many electronic systems, including power management (DC-DC converters and LDOs), battery chargers, electric vehicles, solenoid positioning, motor control, and power monitoring. Current Shunt Monitor (CSM) systems have various applications for precise current monitoring of those aforementioned applications. CSMs enable current measurement across an external sense resistor (RS) in series to current flow. Two different types of CSMs designed and characterized in this paper. First design used direct current reading method and the other design used indirect current reading method. Proposed CSM systems can sense power supply current ranging from 1mA to 200mA for the direct current reading topology and from 1mA to 500mA for the indirect current reading topology across a typical board Cu-trace resistance of 1 ohm with less than 10 µV input-referred offset, 0.3 µV/°C offset drift and 0.1% accuracy for both topologies. Proposed systems avoid using a costly zero-temperature coefficient (TC) sense resistor that is normally used in typical CSM systems. Instead, both of the designs used existing Cu-trace on the printed circuit board (PCB) in place of the costly resistor. The systems use chopper stabilization at the front-end amplifier signal path to suppress input-referred offset down to less than 10 µV. Switching current-mode (SI) FIR filtering technique is used at the instrumentation amplifier output to filter out the chopping ripple caused by input offset and flicker noise by averaging half of the phase 1 signal and the other half of the phase 2 signal. In addition, residual offset mainly caused by clock feed-through and charge injection of the chopper switches at the chopping frequency and its multiple frequencies notched out by the since response of the SI-FIR filter. A frequency domain Sigma Delta ADC which is used for the indirect current reading type design enables a digital interface to processor applications with minimally added circuitries to build a simple 1st order Sigma Delta ADC. The CSMs are fabricated on a 0.7µm CMOS process with 3 levels of metal, with maximum Vds tolerance of 8V and operates across a common mode range of 0 to 26V for the direct current reading type and of 0 to 30V for the indirect current reading type achieving less than 10nV/sqrtHz of flicker noise at 100 Hz for both approaches. By using a semi-digital SI-FIR filter, residual chopper offset is suppressed down to 0.5mVpp from a baseline of 8mVpp, which is equivalent to 25dB suppression.
ContributorsYeom, Hyunsoo (Author) / Bakkaloglu, Bertan (Thesis advisor) / Kiaei, Sayfe (Committee member) / Ozev, Sule (Committee member) / Yu, Hongyu (Committee member) / Arizona State University (Publisher)
Created2011
Description
Increasing demand for high strength powder metallurgy (PM) steels has resulted in the development of dual phase PM steels. In this work, the effects of thermal aging on the microstructure and mechanical behavior of dual phase precipitation hardened powder metallurgy (PM) stainless steels of varying ferrite-martensite content were examined. Quantitative analyses of the inherent porosity and phase fractions were conducted on the steels and no significant differences were noted with respect to aging temperature. Tensile strength, yield strength, and elongation to fracture all increased with increasing aging temperature reaching maxima at 538oC in most cases. Increased strength and decreased ductility were observed in steels of higher martensite content. Nanoindentation of the individual microconstituents was employed to obtain a fundamental understanding of the strengthening contributions. Both the ferrite and martensite hardness values increased with aging temperature and exhibited similar maxima to the bulk tensile properties. Due to the complex non-uniform stresses and strains associated with conventional nanoindentation, micropillar compression has become an attractive method to probe local mechanical behavior while limiting strain gradients and contributions from surrounding features. In this study, micropillars of ferrite and martensite were fabricated by focused ion beam (FIB) milling of dual phase precipitation hardened powder metallurgy (PM) stainless steels. Compression testing was conducted using a nanoindenter equipped with a flat punch indenter. The stress-strain curves of the individual microconstituents were calculated from the load-displacement curves less the extraneous displacements of the system. Using a rule of mixtures approach in conjunction with porosity corrections, the mechanical properties of ferrite and martensite were combined for comparison to tensile tests of the bulk material, and reasonable agreement was found for the ultimate tensile strength. Micropillar compression experiments of both as sintered and thermally aged material allowed for investigation of the effect of thermal aging.
ContributorsStewart, Jennifer (Author) / Chawla, Nikhilesh (Thesis advisor) / Jiang, Hanqing (Committee member) / Krause, Stephen (Committee member) / Arizona State University (Publisher)
Created2011
Description
In recent years, the field of nanomedicine has progressed at an astonishing rate, particularly with respect to applications in cancer treatment and molecular imaging. Although organic systems have been the frontrunners, inorganic systems have also begun to show promise, especially those based upon silica and magnetic nanoparticles (NPs). Many of these systems are being designed for simultaneous therapeutic and diagnostic capabilities, thus coining the term, theranostics. A unique class of inorganic systems that shows great promise as theranostics is that of layered double hydroxides (LDH). By synthesis of a core/shell structures, e.g. a gold nanoparticle (NP) core and LDH shell, the multifunctional theranostic may be developed without a drastic increase in the structural complexity. To demonstrate initial proof-of-concept of a potential (inorganic) theranostic platform, a Au-core/LDH-shell nanovector has been synthesized and characterized. The LDH shell was heterogeneously nucleated and grown on the surface of silica coated gold NPs via a coprecipitation method. Polyethylene glycol (PEG) was introduced in the initial synthesis steps to improve crystallinity and colloidal stability. Additionally, during synthesis, fluorescein isothiocyanate (FITC) was intercalated into the interlayer spacing of the LDH. In contrast to the PEG stabilization, a post synthesis citric acid treatment was used as a method to control the size and short-term stability. The heterogeneous core-shell system was characterized with scanning electron microscopy (SEM), energy dispersive x-ray spectroscopy (EDX), dynamic light scattering (DLS), and powder x-ray diffraction (PXRD). A preliminary in vitro study carried out with the assistance of Dr. Kaushal Rege's group at Arizona State University was to demonstrate the endocytosis capability of homogeneously-grown LDH NPs. The DLS measurements of the core-shell NPs indicated an average particle size of 212nm. The PXRD analysis showed that PEG greatly improved the crystallinity of the system while simultaneously preventing aggregation of the NPs. The preliminary in vitro fluorescence microscopy revealed a moderate uptake of homogeneous LDH NPs into the cells.
ContributorsRearick, Colton (Author) / Dey, Sandwip K (Thesis advisor) / Krause, Stephen (Committee member) / Ramakrishna, B (Committee member) / Arizona State University (Publisher)
Created2011
Description
This thesis discusses the use of low temperature microwave anneal as an alternative technique to recrystallize materials damaged or amorphized due to implantation techniques. The work focuses on the annealing of high-Z doped Si wafers that are incapable of attaining high temperatures required for recrystallizing the damaged implanted layers by microwave absorption The increasing necessity for quicker and more efficient processing techniques motivates study of the use of a single frequency applicator microwave cavity along with a Fe2O3 infused SiC-alumina susceptor/applicator as an alternative post implantation process. Arsenic implanted Si samples of different dopant concentrations and implantation energies were studied pre and post microwave annealing. A set of as-implanted Si samples were also used to assess the effect of inactive dopants against presence of electrically active dopants on the recrystallization mechanisms. The extent of damage repair and Si recrystallization of the damage caused by arsenic and Si implantation of Si is determined by cross-section transmission electron microscopy and Raman spectroscopy. Dopant activation is evaluated for the As implanted Si by sheet resistance measurements. For the same, secondary ion mass spectroscopy analysis is used to compare the extent of diffusion that results from such microwave annealing with that experienced when using conventional rapid thermal annealing (RTA). Results show that compared to susceptor assisted microwave annealing, RTA caused undesired dopant diffusion. The SiC-alumina susceptor plays a predominant role in supplying heat to the Si substrate, and acts as an assistor that helps a high-Z dopant like arsenic to absorb the microwave energy using a microwave loss mechanism which is a combination of ionic and dipole losses. Comparisons of annealing of the samples were done with and without the use of the susceptor, and confirm the role played by the susceptor, since the samples donot recrystallize when the surface heating mechanism provided by the susceptor is not incorporated. Variable frequency microwave annealing was also performed over the as-implanted Si samples for durations and temperatures higher than the single frequency microwave anneal, but only partial recrystallization of the damaged layer was achieved.
ContributorsVemuri, Rajitha (Author) / Alford, Terry L. (Thesis advisor) / Theodore, David (Committee member) / Krause, Stephen (Committee member) / Arizona State University (Publisher)
Created2011
Description
Thin films of ever reducing thickness are used in a plethora of applications and their performance is highly dependent on their microstructure. Computer simulations could then play a vital role in predicting the microstructure of thin films as a function of processing conditions. FACET is one such software tool designed by our research group to model polycrystalline thin film growth, including texture evolution and grain growth of polycrystalline films in 2D. Several modifications to the original FACET code were done to enhance its usability and accuracy. Simulations of sputtered silver thin films are presented here with FACET 2.0 with qualitative and semi-quantitative comparisons with previously published experimental results. Comparisons of grain size, texture and film thickness between simulations and experiments are presented which describe growth modes due to various deposition factors like flux angle and substrate temperature. These simulations provide reasonable agreement with the experimental data over a diverse range of process parameters. Preliminary experiments in depositions of Silver films are also attempted with varying substrates and thickness in order to generate complementary experimental and simulation studies of microstructure evolution. Overall, based on the comparisons, FACET provides interesting insights into thin film growth processes, and the effects of various deposition conditions on thin film structure and microstructure. Lastly, simple molecular dynamics simulations of deposition on bi-crystals are attempted for gaining insight into texture based grain competition during film growth. These simulations predict texture based grain coarsening mechanisms like twinning and grain boundary migration that have been commonly reported in FCC films.
ContributorsRairkar, Asit (Author) / Adams, James B (Thesis advisor) / Krause, Stephen (Committee member) / Alford, Terry (Committee member) / Arizona State University (Publisher)
Created2011