Matching Items (20)
Filtering by
- All Subjects: engineering
- Creators: Ayyanar, Raja
Description
The high penetration of photovoltaic (PV) both at the utility and at the distribu-tion levels, has raised concerns about the reliability of grid-tied inverters of PV power systems. Inverters are generally considered as the weak link in PV power systems. The lack of a dedicated qualification/reliability standard for PV inverters is a main barrier in realizing higher level of confidence in reliability. Development of a well-accepted design qualification standard specifically for PV inverters will help pave the way for significant improvement in reliability and performance of inverters across the entire industry. The existing standards for PV inverters such as UL 1741 and IEC 62109-1 primarily focus on safety. IEC 62093 discusses inverter qualification but it includes all the balance of sys-tem components and therefore not specific to PV inverters. There are other general stan-dards for distributed generators including the IEEE1547 series of standards which cover major concerns like utility integration but they are not dedicated to PV inverters and are not written from a design qualification point of view. In this thesis, some of the potential requirements for a design qualification standard for PV inverters are addressed. The IEC 62093 is considered as a guideline and the possible inclusions in the framework for a dedicated design qualification standard of PV inverter are discussed. The missing links in existing PV inverter related standards are identified by performing gap analysis. Dif-ferent requirements of small residential inverters compared to large utility-scale systems, and the emerging requirements on grid support features are also considered. Electric stress test is found to be the key missing link and one of the electric stress tests, the surge withstand test is studied in detail. The use of the existing standards for surge withstand test of residential scale PV inverters is investigated and a method to suitably adopt these standards is proposed. The proposed method is studied analytically and verified using simulation. A design criterion for choosing the switch ratings of the inverter that can per-form reliably under the surge environment is derived.
ContributorsAlampoondi Venkataramanan, Sai Balasubramanian (Author) / Ayyanar, Raja (Thesis advisor) / Vittal, Vijay (Committee member) / Heydt, Gerald (Committee member) / Arizona State University (Publisher)
Created2011
Description
In modern electric power systems, energy management systems (EMSs) are responsi-ble for monitoring and controlling the generation system and transmission networks. State estimation (SE) is a critical `must run successful' component within the EMS software. This is dictated by the high reliability requirements and need to represent the closest real time model for market operations and other critical analysis functions in the EMS. Tradi-tionally, SE is run with data obtained only from supervisory control and data acquisition (SCADA) devices and systems. However, more emphasis on improving the performance of SE drives the inclusion of phasor measurement units (PMUs) into SE input data. PMU measurements are claimed to be more accurate than conventional measurements and PMUs `time stamp' measurements accurately. These widely distributed devices meas-ure the voltage phasors directly. That is, phase information for measured voltages and currents are available. PMUs provide data time stamps to synchronize measurements. Con-sidering the relatively small number of PMUs installed in contemporary power systems in North America, performing SE with only phasor measurements is not feasible. Thus a hy-brid SE, including both SCADA and PMU measurements, is the reality for contemporary power system SE. The hybrid approach is the focus of a number of research papers. There are many practical challenges in incorporating PMUs into SE input data. The higher reporting rates of PMUs as compared with SCADA measurements is one of the salient problems. The disparity of reporting rates raises a question whether buffering the phasor measurements helps to give better estimates of the states. The research presented in this thesis addresses the design of data buffers for PMU data as used in SE applications in electric power systems. The system theoretic analysis is illustrated using an operating electric power system in the southwest part of the USA. Var-ious instances of state estimation data have been used for analysis purposes. The details of the research, results obtained and conclusions drawn are presented in this document.
ContributorsMurugesan, Veerakumar (Author) / Vittal, Vijay (Committee member) / Heydt, Gerald (Committee member) / Ayyanar, Raja (Committee member) / Arizona State University (Publisher)
Created2013
Description
Solar power generation is the most promising technology to transfer energy consumption reliance from fossil fuel to renewable sources. Concentrated solar power generation is a method to concentrate the sunlight from a bigger area to a smaller area. The collected sunlight is converted more efficiently through two types of technologies: concentrated solar photovoltaics (CSPV) and concentrated solar thermal power (CSTP) generation. In this thesis, these two technologies were evaluated in terms of system construction, performance characteristics, design considerations, cost benefit analysis and their field experience. The two concentrated solar power generation systems were implemented with similar solar concentrators and solar tracking systems but with different energy collecting and conversion components: the CSPV system uses high efficiency multi-junction solar cell modules, while the CSTP system uses a boiler -turbine-generator setup. The performances are calibrated via the experiments and evaluation analysis.
ContributorsJin, Zhilei (Author) / Hui, Yu (Thesis advisor) / Ayyanar, Raja (Committee member) / Rodriguez, Armando (Committee member) / Arizona State University (Publisher)
Created2013
Description
Human breath is a concoction of thousands of compounds having in it a breath-print of physiological processes in the body. Though breath provides a non-invasive and easy to handle biological fluid, its analysis for clinical diagnosis is not very common. Partly the reason for this absence is unavailability of cost effective and convenient tools for such analysis. Scientific literature is full of novel sensor ideas but it is challenging to develop a working device, which are few. These challenges include trace level detection, presence of hundreds of interfering compounds, excessive humidity, different sampling regulations and personal variability. To meet these challenges as well as deliver a low cost solution, optical sensors based on specific colorimetric chemical reactions on mesoporous membranes have been developed. Sensor hardware utilizing cost effective and ubiquitously available light source (LED) and detector (webcam/photo diodes) has been developed and optimized for sensitive detection. Sample conditioning mouthpiece suitable for portable sensors is developed and integrated. The sensors are capable of communication with mobile phones realizing the idea of m-health for easy personal health monitoring in free living conditions. Nitric oxide and Acetone are chosen as analytes of interest. Nitric oxide levels in the breath correlate with lung inflammation which makes it useful for asthma management. Acetone levels increase during ketosis resulting from fat metabolism in the body. Monitoring breath acetone thus provides useful information to people with type1 diabetes, epileptic children on ketogenic diets and people following fitness plans for weight loss.
ContributorsPrabhakar, Amlendu (Author) / Tao, Nongjian (Thesis advisor) / Forzani, Erica (Committee member) / Lindsay, Stuart (Committee member) / Arizona State University (Publisher)
Created2013
Description
Single molecules in a tunnel junction can now be interrogated reliably using chemically-functionalized electrodes. Monitoring stochastic bonding fluctuations between a ligand bound to one electrode and its target bound to a second electrode ("tethered molecule-pair" configuration) gives insight into the nature of the intermolecular bonding at a single molecule-pair level, and defines the requirements for reproducible tunneling data. Importantly, at large tunnel gaps, there exists a regime for many molecules in which the tunneling is influenced more by the chemical identity of the molecules than by variability in the molecule-metal contact. Functionalizing a pair of electrodes with recognition reagents (the "free analyte" configuration) can generate a distinct tunneling signal when an analyte molecule is trapped in the gap. This opens up a new interface between chemistry and electronics with immediate implications for rapid sequencing of single DNA molecules.
ContributorsChang, Shuai (Author) / Lindsay, Stuart (Thesis advisor) / Ros, Robert (Committee member) / Zhang, Peiming (Committee member) / Tao, Nongjian (Committee member) / Shumway, John (Committee member) / Arizona State University (Publisher)
Created2012
Description
The Smart Grid initiative describes the collaborative effort to modernize the U.S. electric power infrastructure. Modernization efforts incorporate digital data and information technology to effectuate control, enhance reliability, encourage small customer sited distributed generation (DG), and better utilize assets. The Smart Grid environment is envisioned to include distributed generation, flexible and controllable loads, bidirectional communications using smart meters and other technologies. Sensory technology may be utilized as a tool that enhances operation including operation of the distribution system. Addressing this point, a distribution system state estimation algorithm is developed in this thesis. The state estimation algorithm developed here utilizes distribution system modeling techniques to calculate a vector of state variables for a given set of measurements. Measurements include active and reactive power flows, voltage and current magnitudes, phasor voltages with magnitude and angle information. The state estimator is envisioned as a tool embedded in distribution substation computers as part of distribution management systems (DMS); the estimator acts as a supervisory layer for a number of applications including automation (DA), energy management, control and switching. The distribution system state estimator is developed in full three-phase detail, and the effect of mutual coupling and single-phase laterals and loads on the solution is calculated. The network model comprises a full three-phase admittance matrix and a subset of equations that relates measurements to system states. Network equations and variables are represented in rectangular form. Thus a linear calculation procedure may be employed. When initialized to the vector of measured quantities and approximated non-metered load values, the calculation procedure is non-iterative. This dissertation presents background information used to develop the state estimation algorithm, considerations for distribution system modeling, and the formulation of the state estimator. Estimator performance for various power system test beds is investigated. Sample applications of the estimator to Smart Grid systems are presented. Applications include monitoring, enabling demand response (DR), voltage unbalance mitigation, and enhancing voltage control. Illustrations of these applications are shown. Also, examples of enhanced reliability and restoration using a sensory based automation infrastructure are shown.
ContributorsHaughton, Daniel Andrew (Author) / Heydt, Gerald T (Thesis advisor) / Vittal, Vijay (Committee member) / Ayyanar, Raja (Committee member) / Hedman, Kory W (Committee member) / Arizona State University (Publisher)
Created2012
Description
The constant scaling of supply voltages in state-of-the-art CMOS processes has led to severe limitations for many analog circuit applications. Some CMOS processes have addressed this issue by adding high voltage MOSFETs to their process. Although it can be a completely viable solution, it usually requires a changing of the process flow or adding additional steps, which in turn, leads to an increase in fabrication costs. Si-MESFETs (silicon-metal-semiconductor-field-effect-transistors) from Arizona State University (ASU) on the other hand, have an inherent high voltage capability and can be added to any silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) CMOS process free of cost. This has been proved at five different commercial foundries on technologies ranging from 0.5 to 0.15 μm. Another critical issue facing CMOS processes on insulated substrates is the scaling of the thin silicon channel. Consequently, the future direction of SOI/SOS CMOS transistors may trend away from partially depleted (PD) transistors and towards fully depleted (FD) devices. FD-CMOS are already being implemented in multiple applications due to their very low power capability. Since the FD-CMOS market only figures to grow, it is appropriate that MESFETs also be developed for these processes. The beginning of this thesis will focus on the device aspects of both PD and FD-MESFETs including their layout structure, DC and RF characteristics, and breakdown voltage. The second half will then shift the focus towards implementing both types of MESFETs in an analog circuit application. Aside from their high breakdown ability, MESFETs also feature depletion mode operation, easy to adjust but well controlled threshold voltages, and fT's up to 45 GHz. Those unique characteristics can allow certain designs that were previously difficult to implement or prohibitively expensive using conventional technologies to now be achieved. One such application which benefits is low dropout regulators (LDO). By utilizing an n-channel MESFET as the pass transistor, a LDO featuring very low dropout voltage, fast transient response, and stable operation can be achieved without an external capacitance. With the focus of this thesis being MESFET based LDOs, the device discussion will be mostly tailored towards optimally designing MESFETs for this particular application.
ContributorsLepkowski, William (Author) / Thornton, Trevor (Thesis advisor) / Bakkaloglu, Bertan (Committee member) / Goryll, Michael (Committee member) / Ayyanar, Raja (Committee member) / Arizona State University (Publisher)
Created2010
Description
Measurements of the response of superconducting nanowire single photon detector (SNSPD) devices to changes in various forms of input power can be used for characterization of the devices and for probing device-level physics. Two niobium nitride (NbN) superconducting nanowires developed for use as SNSPD devices are embedded as the inductive (L) component in resonant inductor/capacitor (LC) circuits coupled to a microwave transmission line. The capacitors are low loss commercial chip capacitors which limit the internal quality factor of the resonators to approximately $Qi = 170$. The resonator quality factor, approximately $Qr = 23$, is dominated by the coupling to the feedline and limits the detection bandwidth to on the order of 1MHz. In our experiments with this first generation device, we measure the response of the SNSPD devices to changes in thermal and optical power in both the time domain and the frequency domain. Additionally, we explore the non-linear response of the devices to an applied bias current. For these nanowires, we find that the band-gap energy is $\Delta_0 \approx 1.1$meV and that the density of states at the Fermi energy is $N_0 \sim 10^{10}$/eV/$\mu$m$^3$.
We present the results of experimentation with a superconducting nanowire that can be operated in two detection modes: i) as a kinetic inductance detector (KID) or ii) as a single photon detector (SPD). When operated as a KID mode in linear mode, the detectors are AC-biased with tones at their resonant frequencies of 45.85 and 91.81MHz. When operated as an SPD in Geiger mode, the resonators are DC biased through cryogenic bias tees and each photon produces a sharp voltage step followed by a ringdown signal at the resonant frequency of the detector. We show that a high AC bias in KID mode is inferior for photon counting experiments compared to operation in a DC-biased SPD mode due to the small fraction of time spent near the critical current with an AC bias. We find a photon count rate of $\Gamma_{KID} = 150~$photons/s/mA in a critically biased KID mode and a photon count rate of $\Gamma_{SPD} = 10^6~$photons/s/mA in SPD mode.
This dissertation additionally presents simulations of a DC-biased, frequency-multiplexed readout of SNSPD devices in Advanced Design System (ADS), LTspice, and Sonnet. A multiplexing factor of 100 is achievable with a total count rate of $>5$MHz. This readout could enable a 10000-pixel array for astronomy or quantum communications. Finally, we present a prototype array design based on lumped element components. An early implementation of the array is presented with 16 pixels in the frequency range of 74.9 to 161MHz. We find good agreement between simulation and experimental data in both the time domain and the frequency domain and present modifications for future versions of the array.
We present the results of experimentation with a superconducting nanowire that can be operated in two detection modes: i) as a kinetic inductance detector (KID) or ii) as a single photon detector (SPD). When operated as a KID mode in linear mode, the detectors are AC-biased with tones at their resonant frequencies of 45.85 and 91.81MHz. When operated as an SPD in Geiger mode, the resonators are DC biased through cryogenic bias tees and each photon produces a sharp voltage step followed by a ringdown signal at the resonant frequency of the detector. We show that a high AC bias in KID mode is inferior for photon counting experiments compared to operation in a DC-biased SPD mode due to the small fraction of time spent near the critical current with an AC bias. We find a photon count rate of $\Gamma_{KID} = 150~$photons/s/mA in a critically biased KID mode and a photon count rate of $\Gamma_{SPD} = 10^6~$photons/s/mA in SPD mode.
This dissertation additionally presents simulations of a DC-biased, frequency-multiplexed readout of SNSPD devices in Advanced Design System (ADS), LTspice, and Sonnet. A multiplexing factor of 100 is achievable with a total count rate of $>5$MHz. This readout could enable a 10000-pixel array for astronomy or quantum communications. Finally, we present a prototype array design based on lumped element components. An early implementation of the array is presented with 16 pixels in the frequency range of 74.9 to 161MHz. We find good agreement between simulation and experimental data in both the time domain and the frequency domain and present modifications for future versions of the array.
ContributorsSchroeder, Edward, Ph.D (Author) / Mauskopf, Philip (Thesis advisor) / Chamberlin, Ralph (Committee member) / Lindsay, Stuart (Committee member) / Newman, Nathan (Committee member) / Easson, Damien (Committee member) / Arizona State University (Publisher)
Created2018
Description
The most important metrics considered for electric vehicles are power density, efficiency, and reliability of the powertrain modules. The powertrain comprises of an Electric Machine (EM), power electronic converters, an Energy Management System (EMS), and an Energy Storage System (ESS). The power electronic converters are used to couple the motor with the battery stack. Including a DC/DC converter in the powertrain module is favored as it adds an additional degree of freedom to achieve flexibility in optimizing the battery module and inverter independently. However, it is essential that the converter is rated for high peak power and can maintain high efficiency while operating over a wide range of load conditions to not compromise on system efficiency. Additionally, the converter must strictly adhere to all automotive standards.
Currently, several hard-switching topologies have been employed such as conventional boost DC/DC, interleaved step-up DC/DC, and full-bridge DC/DC converter. These converters face respective limitations in achieving high step-up conversion ratio, size and weight issues, or high component count. In this work, a bi-directional synchronous boost DC/DC converter with easy interleaving capability is proposed with a novel ZVT mechanism. This converter steps up the EV battery voltage of 200V-300V to a wide range of variable output voltages ranging from 310V-800V. High power density and efficiency are achieved through high switching frequency of 250kHz for each phase with effective frequency doubling through interleaving. Also, use of wide bandgap high voltage SiC switches allows high efficiency operation even at high temperatures.
Comprehensive analysis, design details and extensive simulation results are presented. Incorporating ZVT branch with adaptive time delay results in converter efficiency close to 98%. Experimental results from a 2.5kW hardware prototype validate the performance of the proposed approach. A peak efficiency of 98.17% has been observed in hardware in the boost or motoring mode.
Currently, several hard-switching topologies have been employed such as conventional boost DC/DC, interleaved step-up DC/DC, and full-bridge DC/DC converter. These converters face respective limitations in achieving high step-up conversion ratio, size and weight issues, or high component count. In this work, a bi-directional synchronous boost DC/DC converter with easy interleaving capability is proposed with a novel ZVT mechanism. This converter steps up the EV battery voltage of 200V-300V to a wide range of variable output voltages ranging from 310V-800V. High power density and efficiency are achieved through high switching frequency of 250kHz for each phase with effective frequency doubling through interleaving. Also, use of wide bandgap high voltage SiC switches allows high efficiency operation even at high temperatures.
Comprehensive analysis, design details and extensive simulation results are presented. Incorporating ZVT branch with adaptive time delay results in converter efficiency close to 98%. Experimental results from a 2.5kW hardware prototype validate the performance of the proposed approach. A peak efficiency of 98.17% has been observed in hardware in the boost or motoring mode.
ContributorsMullangi Chenchu, Hemanth (Author) / Ayyanar, Raja (Thesis advisor) / Qin, Jiangchao (Committee member) / Lei, Qin (Committee member) / Arizona State University (Publisher)
Created2018
Description
The demand for cleaner energy technology is increasing very rapidly. Hence it is
important to increase the eciency and reliability of this emerging clean energy technologies.
This thesis focuses on modeling and reliability of solar micro inverters. In
order to make photovoltaics (PV) cost competitive with traditional energy sources,
the economies of scale have been guiding inverter design in two directions: large,
centralized, utility-scale (500 kW) inverters vs. small, modular, module level (300
W) power electronics (MLPE). MLPE, such as microinverters and DC power optimizers,
oer advantages in safety, system operations and maintenance, energy yield,
and component lifetime due to their smaller size, lower power handling requirements,
and module-level power point tracking and monitoring capability [1]. However, they
suer from two main disadvantages: rst, depending on array topology (especially
the proximity to the PV module), they can be subjected to more extreme environments
(i.e. temperature cycling) during the day, resulting in a negative impact to
reliability; second, since solar installations can have tens of thousands to millions of
modules (and as many MLPE units), it may be dicult or impossible to track and
repair units as they go out of service. Therefore identifying the weak links in this
system is of critical importance to develop more reliable micro inverters.
While an overwhelming majority of time and research has focused on PV module
eciency and reliability, these issues have been largely ignored for the balance
of system components. As a relatively nascent industry, the PV power electronics
industry does not have the extensive, standardized reliability design and testing procedures
that exist in the module industry or other more mature power electronics
industries (e.g. automotive). To do so, the critical components which are at risk and
their impact on the system performance has to be studied. This thesis identies and
addresses some of the issues related to reliability of solar micro inverters.
This thesis presents detailed discussions on various components of solar micro inverter
and their design. A micro inverter with very similar electrical specications in
comparison with commercial micro inverter is modeled in detail and veried. Components
in various stages of micro inverter are listed and their typical failure mechanisms
are reviewed. A detailed FMEA is conducted for a typical micro inverter to identify
the weak links of the system. Based on the S, O and D metrics, risk priority number
(RPN) is calculated to list the critical at-risk components. Degradation of DC bus
capacitor is identied as one the failure mechanism and the degradation model is built
to study its eect on the system performance. The system is tested for surge immunity
using standard ring and combinational surge waveforms as per IEEE 62.41 and
IEC 61000-4-5 standards. All the simulation presented in this thesis is performed
using PLECS simulation software.
important to increase the eciency and reliability of this emerging clean energy technologies.
This thesis focuses on modeling and reliability of solar micro inverters. In
order to make photovoltaics (PV) cost competitive with traditional energy sources,
the economies of scale have been guiding inverter design in two directions: large,
centralized, utility-scale (500 kW) inverters vs. small, modular, module level (300
W) power electronics (MLPE). MLPE, such as microinverters and DC power optimizers,
oer advantages in safety, system operations and maintenance, energy yield,
and component lifetime due to their smaller size, lower power handling requirements,
and module-level power point tracking and monitoring capability [1]. However, they
suer from two main disadvantages: rst, depending on array topology (especially
the proximity to the PV module), they can be subjected to more extreme environments
(i.e. temperature cycling) during the day, resulting in a negative impact to
reliability; second, since solar installations can have tens of thousands to millions of
modules (and as many MLPE units), it may be dicult or impossible to track and
repair units as they go out of service. Therefore identifying the weak links in this
system is of critical importance to develop more reliable micro inverters.
While an overwhelming majority of time and research has focused on PV module
eciency and reliability, these issues have been largely ignored for the balance
of system components. As a relatively nascent industry, the PV power electronics
industry does not have the extensive, standardized reliability design and testing procedures
that exist in the module industry or other more mature power electronics
industries (e.g. automotive). To do so, the critical components which are at risk and
their impact on the system performance has to be studied. This thesis identies and
addresses some of the issues related to reliability of solar micro inverters.
This thesis presents detailed discussions on various components of solar micro inverter
and their design. A micro inverter with very similar electrical specications in
comparison with commercial micro inverter is modeled in detail and veried. Components
in various stages of micro inverter are listed and their typical failure mechanisms
are reviewed. A detailed FMEA is conducted for a typical micro inverter to identify
the weak links of the system. Based on the S, O and D metrics, risk priority number
(RPN) is calculated to list the critical at-risk components. Degradation of DC bus
capacitor is identied as one the failure mechanism and the degradation model is built
to study its eect on the system performance. The system is tested for surge immunity
using standard ring and combinational surge waveforms as per IEEE 62.41 and
IEC 61000-4-5 standards. All the simulation presented in this thesis is performed
using PLECS simulation software.
ContributorsManchanahalli Ranganatha, Arkanatha Sastry (Author) / Ayyanar, Raja (Thesis advisor) / Karady, George G. (Committee member) / Qin, Jiangchao (Committee member) / Arizona State University (Publisher)
Created2015