This collection includes both ASU Theses and Dissertations, submitted by graduate students, and the Barrett, Honors College theses submitted by undergraduate students. 

Displaying 1 - 4 of 4
Filtering by

Clear all filters

156824-Thumbnail Image.png
Description
Recent technology advancements in photovoltaics have enabled crystalline silicon (c-Si) solar cells to establish outstanding photoconversion efficiency records. Remarkable progresses in research and development have been made both on the silicon feedstock quality as well as the technology required for surface passivation, the two dominant sources of performance loss via

Recent technology advancements in photovoltaics have enabled crystalline silicon (c-Si) solar cells to establish outstanding photoconversion efficiency records. Remarkable progresses in research and development have been made both on the silicon feedstock quality as well as the technology required for surface passivation, the two dominant sources of performance loss via recombination of photo-generated charge carriers within advanced solar cell architectures.

As these two aspects of the solar cell framework improve, the need for a thorough analysis of their respective contribution under varying operation conditions has emerged along with challenges related to the lack of sensitivity of available characterization techniques. The main objective of my thesis work has been to establish a deep understanding of both “intrinsic” and “extrinsic” recombination processes that govern performance in high-quality silicon absorbers. By studying each recombination mechanism as a function of illumination and temperature, I strive to identify the lifetime limiting defects and propose a path to engineer the ultimate silicon solar cell.

This dissertation presents a detailed description of the experimental procedure required to deconvolute surface recombination contributions from bulk recombination contributions when performing lifetime spectroscopy analysis. This work proves that temperature- and injection-dependent lifetime spectroscopy (TIDLS) sensitivity can be extended to impurities concentrations down to 109 cm-3, orders of magnitude below any other characterization technique available today. A new method for the analysis of TIDLS data denominated Defect Parameters Contour Mapping (DPCM) is presented with the aim of providing a visual and intuitive tool to identify the lifetime limiting impurities in silicon material. Surface recombination velocity results are modelled by applying appropriate approaches from literature to our experimentally evaluated data, demonstrating for the first time their capability to interpret temperature-dependent data. In this way, several new results are obtained which solve long disputed aspects of surface passivation mechanisms. Finally, we experimentally evaluate the temperature-dependence of Auger lifetime and its impact on a theoretical intrinsically limited solar cell. These results decisively point to the need for a new Auger lifetime parameterization accounting for its temperature-dependence, which would in turn help understand the ultimate theoretical efficiency limit for a solar cell under real operation conditions.
ContributorsBernardini, Simone (Author) / Bertoni, Mariana I (Thesis advisor) / Coletti, Gianluca (Committee member) / Bowden, Stuart (Committee member) / Alford, Terry (Committee member) / Arizona State University (Publisher)
Created2018
157064-Thumbnail Image.png
Description
In order to meet climate targets, the solar photovoltaic industry must increase photovoltaic (PV) deployment and cost competitiveness over its business-as-usual trajectory. This requires more efficient PV modules that use less expensive materials, and longer operational lifetime. The work presented here approaches this challenge with a novel metallization method for

In order to meet climate targets, the solar photovoltaic industry must increase photovoltaic (PV) deployment and cost competitiveness over its business-as-usual trajectory. This requires more efficient PV modules that use less expensive materials, and longer operational lifetime. The work presented here approaches this challenge with a novel metallization method for solar PV and electronic devices.

This document outlines work completed to this end. Chapter 1 introduces the areas for cost reductions and improvements in efficiency to drive down the cost per watt of solar modules. Next, in Chapter 2, conventional and advanced metallization methods are reviewed, and our proposed solution of dispense printed reactive inks is introduced. Chapter 3 details a proof of concept study for reactive silver ink as front metallization for solar cells. Furthermore, Chapter 3 details characterization of the optical and electrical properties of reactive silver ink metallization, which is important to understanding the origins of problems related to metallization, enabling approaches to minimize power losses in full devices. Chapter 4 describes adhesion and specific contact resistance of reactive ink metallizations on silicon heterojunction solar cells. Chapter 5 compares performance of silicon heterojunction solar cells with front grids formed from reactive ink metallization and conventional, commercially available metallization. Performance and degradation throughout 1000 h of accelerated environmental exposure are described before detailing an isolated corrosion experiment for different silver-based metallizations. Finally, Chapter 6 summarizes the main contributions of this work.

The major goal of this project is to evaluate potential of a new metallization technique –high-precision dispense printing of reactive inks–to become a high efficiency replacement for solar cell metallization through optical and electrical characterization, evaluation of durability and reliability, and commercialization research. Although this work primarily describes the application of reactive silver inks as front-metallization for silicon heterojunction solar cells, the work presented here provides a framework for evaluation of reactive inks as metallization for various solar cell architectures and electronic devices.
ContributorsJeffries, April M (Author) / Bertoni, Mariana I (Thesis advisor) / Saive, Rebecca (Committee member) / Holman, Zachary (Committee member) / Alford, Terry (Committee member) / Arizona State University (Publisher)
Created2019
187835-Thumbnail Image.png
Description
Wide Bandgap (WBG) semiconductor materials are shaping day-to-day technologyby introducing powerful and more energy responsible devices. These materials have opened the door for building basic semiconductor devices which are superior in terms of handling high voltages, high currents, power, and temperature which is not possible using conventional silicon technology. As the research continues

Wide Bandgap (WBG) semiconductor materials are shaping day-to-day technologyby introducing powerful and more energy responsible devices. These materials have opened the door for building basic semiconductor devices which are superior in terms of handling high voltages, high currents, power, and temperature which is not possible using conventional silicon technology. As the research continues in the field of WBG based devices, there is a potential chance that the power electronics industry can save billions of dollars deploying energy-efficient circuits in high power conversion electronics. Diamond, silicon carbide and gallium nitride are the top three contenders among which diamond can significantly outmatch others in a variety of properties. However, diamond technology is still in its early phase of development and there are challenges involved in many aspects of processing a successful integrated circuit. The work done in this research addresses three major aspects of problems related to diamond technology. In the first part, the applicability of compact modeling and Technology Computer-Aided Design (TCAD) modeling technique for diamond Schottky p-i-n diodes has been demonstrated. The compact model accurately predicts AC, DC and nonlinear behavior of the diode required for fast circuit simulation. Secondly, achieving low resistance ohmic contact onto n-type diamond is one of the major issues that is still an open research problem as it determines the performance of high-power RF circuits and switching losses in power converters circuits. So, another portion of this thesis demonstrates the achievement of very low resistance ohmic contact (~ 10-4 Ω⋅cm2) onto n-type diamond using nano crystalline carbon interface layer. Using the developed TCAD and compact models for low resistance contacts, circuit level predictions show improvements in RF performance. Lastly, an initial study of breakdown characteristics of diamond and cubic boron nitride heterostructure is presented. This study serves as a first step for making future transistors using diamond and cubic boron nitride – a very less explored material system in literature yet promising for extreme circuit applications involving high power and temperature.
ContributorsJHA, VISHAL (Author) / Thornton, Trevor (Thesis advisor) / Goodnick, Stephen (Committee member) / Nemanich, Robert (Committee member) / Alford, Terry (Committee member) / Hoque, Mazhar (Committee member) / Arizona State University (Publisher)
Created2023
161443-Thumbnail Image.png
Description
Wide bandgap semiconductors are of much current interest due to their superior electrical properties. This dissertation describes electron microscopy characterization of GaN-on-GaN structures for high-power vertical device applications. Unintentionally-doped (UID) GaN layers grown homoepitaxially via metal-organic chemical vapor deposition on freestanding GaN substrates, were subjected to dry etching, and layers

Wide bandgap semiconductors are of much current interest due to their superior electrical properties. This dissertation describes electron microscopy characterization of GaN-on-GaN structures for high-power vertical device applications. Unintentionally-doped (UID) GaN layers grown homoepitaxially via metal-organic chemical vapor deposition on freestanding GaN substrates, were subjected to dry etching, and layers of UID-GaN/p-GaN were over-grown. The as-grown and regrown heterostructures were examined in cross-section using transmission electron microscopy (TEM). Two different etching treatments, fast-etch-only and multiple etches with decreasing power, were employed. The fast-etch-only devices showed GaN-on-GaN interface at etched location, and low device breakdown voltages were measured (~ 45-95V). In comparison, no interfaces were visible after multiple etching steps, and the corresponding breakdown voltages were much higher (~1200-1270V). These results emphasized importance of optimizing surface etching techniques for avoiding degraded device performance. The morphology of GaN-on-GaN devices after reverse-bias electrical stressing to breakdown was investigated. All failed devices had irreversible structural damage, showing large surface craters (~15-35 microns deep) with lengthy surface cracks. Cross-sectional TEM of failed devices showed high densities of threading dislocations (TDs) around the cracks and near crater surfaces. Progressive ion-milling across damaged devices revealed high densities of TDs and the presence of voids beneath cracks: these features were not observed in unstressed devices. The morphology of GaN substrates grown by hydride vapor-phase epitaxy (HVPE) and by ammonothermal methods were correlated with reverse-bias results. HVPE substrates showed arrays of surface features when observed by X-ray topography (XRT). All fabricated devices that overlapped with these features had typical reverse-bias voltages less than 100V at a leakage current limit of 10-6 A. In contrast, devices not overlapping with such features reached voltages greater than 300V. After etching, HVPE substrate surfaces showed defect clusters and macro-pits, whereas XRT images of ammonothermal substrate revealed no visible features. However, some devices fabricated on ammonothermal substrate failed at low voltages. Devices on HVPE and ammonothermal substrates with low breakdown voltages showed crater-like surface damage and revealed TDs (~25µm deep) and voids; such features were not observed in devices reaching higher voltages. These results should assist in developing protocols to fabricate reliable high-voltage devices.
ContributorsPeri, Prudhvi Ram (Author) / Smith, David J. (Thesis advisor) / Alford, Terry (Committee member) / Mccartney, Martha R (Committee member) / Nemanich, Robert (Committee member) / Zhao, Yuji (Committee member) / Arizona State University (Publisher)
Created2021