This collection includes most of the ASU Theses and Dissertations from 2011 to present. ASU Theses and Dissertations are available in downloadable PDF format; however, a small percentage of items are under embargo. Information about the dissertations/theses includes degree information, committee members, an abstract, supporting data or media.

In addition to the electronic theses found in the ASU Digital Repository, ASU Theses and Dissertations can be found in the ASU Library Catalog.

Dissertations and Theses granted by Arizona State University are archived and made available through a joint effort of the ASU Graduate College and the ASU Libraries. For more information or questions about this collection contact or visit the Digital Repository ETD Library Guide or contact the ASU Graduate College at gradformat@asu.edu.

Displaying 1 - 10 of 71
152208-Thumbnail Image.png
Description
Vehicle type choice is a significant determinant of fuel consumption and energy sustainability; larger, heavier vehicles consume more fuel, and expel twice as many pollutants, than their smaller, lighter counterparts. Over the course of the past few decades, vehicle type choice has seen a vast shift, due to many households

Vehicle type choice is a significant determinant of fuel consumption and energy sustainability; larger, heavier vehicles consume more fuel, and expel twice as many pollutants, than their smaller, lighter counterparts. Over the course of the past few decades, vehicle type choice has seen a vast shift, due to many households making more trips in larger vehicles with lower fuel economy. During the 1990s, SUVs were the fastest growing segment of the automotive industry, comprising 7% of the total light vehicle market in 1990, and 25% in 2005. More recently, due to rising oil prices, greater awareness to environmental sensitivity, the desire to reduce dependence on foreign oil, and the availability of new vehicle technologies, many households are considering the use of newer vehicles with better fuel economy, such as hybrids and electric vehicles, over the use of the SUV or low fuel economy vehicles they may already own. The goal of this research is to examine how vehicle miles traveled, fuel consumption and emissions may be reduced through shifts in vehicle type choice behavior. Using the 2009 National Household Travel Survey data it is possible to develop a model to estimate household travel demand and total fuel consumption. If given a vehicle choice shift scenario, using the model it would be possible to calculate the potential fuel consumption savings that would result from such a shift. In this way, it is possible to estimate fuel consumption reductions that would take place under a wide variety of scenarios.
ContributorsChristian, Keith (Author) / Pendyala, Ram M. (Thesis advisor) / Chester, Mikhail (Committee member) / Kaloush, Kamil (Committee member) / Ahn, Soyoung (Committee member) / Arizona State University (Publisher)
Created2013
151945-Thumbnail Image.png
Description
In recent years we have witnessed a shift towards multi-processor system-on-chips (MPSoCs) to address the demands of embedded devices (such as cell phones, GPS devices, luxury car features, etc.). Highly optimized MPSoCs are well-suited to tackle the complex application demands desired by the end user customer. These MPSoCs incorporate a

In recent years we have witnessed a shift towards multi-processor system-on-chips (MPSoCs) to address the demands of embedded devices (such as cell phones, GPS devices, luxury car features, etc.). Highly optimized MPSoCs are well-suited to tackle the complex application demands desired by the end user customer. These MPSoCs incorporate a constellation of heterogeneous processing elements (PEs) (general purpose PEs and application-specific integrated circuits (ASICS)). A typical MPSoC will be composed of a application processor, such as an ARM Coretex-A9 with cache coherent memory hierarchy, and several application sub-systems. Each of these sub-systems are composed of highly optimized instruction processors, graphics/DSP processors, and custom hardware accelerators. Typically, these sub-systems utilize scratchpad memories (SPM) rather than support cache coherency. The overall architecture is an integration of the various sub-systems through a high bandwidth system-level interconnect (such as a Network-on-Chip (NoC)). The shift to MPSoCs has been fueled by three major factors: demand for high performance, the use of component libraries, and short design turn around time. As customers continue to desire more and more complex applications on their embedded devices the performance demand for these devices continues to increase. Designers have turned to using MPSoCs to address this demand. By using pre-made IP libraries designers can quickly piece together a MPSoC that will meet the application demands of the end user with minimal time spent designing new hardware. Additionally, the use of MPSoCs allows designers to generate new devices very quickly and thus reducing the time to market. In this work, a complete MPSoC synthesis design flow is presented. We first present a technique \cite{leary1_intro} to address the synthesis of the interconnect architecture (particularly Network-on-Chip (NoC)). We then address the synthesis of the memory architecture of a MPSoC sub-system \cite{leary2_intro}. Lastly, we present a co-synthesis technique to generate the functional and memory architectures simultaneously. The validity and quality of each synthesis technique is demonstrated through extensive experimentation.
ContributorsLeary, Glenn (Author) / Chatha, Karamvir S (Thesis advisor) / Vrudhula, Sarma (Committee member) / Shrivastava, Aviral (Committee member) / Beraha, Rudy (Committee member) / Arizona State University (Publisher)
Created2013
151851-Thumbnail Image.png
Description
In this thesis we deal with the problem of temporal logic robustness estimation. We present a dynamic programming algorithm for the robust estimation problem of Metric Temporal Logic (MTL) formulas regarding a finite trace of time stated sequence. This algorithm not only tests if the MTL specification is satisfied by

In this thesis we deal with the problem of temporal logic robustness estimation. We present a dynamic programming algorithm for the robust estimation problem of Metric Temporal Logic (MTL) formulas regarding a finite trace of time stated sequence. This algorithm not only tests if the MTL specification is satisfied by the given input which is a finite system trajectory, but also quantifies to what extend does the sequence satisfies or violates the MTL specification. The implementation of the algorithm is the DP-TALIRO toolbox for MATLAB. Currently it is used as the temporal logic robust computing engine of S-TALIRO which is a tool for MATLAB searching for trajectories of minimal robustness in Simulink/ Stateflow. DP-TALIRO is expected to have near linear running time and constant memory requirement depending on the structure of the MTL formula. DP-TALIRO toolbox also integrates new features not supported in its ancestor FW-TALIRO such as parameter replacement, most related iteration and most related predicate. A derivative of DP-TALIRO which is DP-T-TALIRO is also addressed in this thesis which applies dynamic programming algorithm for time robustness computation. We test the running time of DP-TALIRO and compare it with FW-TALIRO. Finally, we present an application where DP-TALIRO is used as the robustness computation core of S-TALIRO for a parameter estimation problem.
ContributorsYang, Hengyi (Author) / Fainekos, Georgios (Thesis advisor) / Sarjoughian, Hessam S. (Committee member) / Shrivastava, Aviral (Committee member) / Arizona State University (Publisher)
Created2013
152778-Thumbnail Image.png
Description
Software has a great impact on the energy efficiency of any computing system--it can manage the components of a system efficiently or inefficiently. The impact of software is amplified in the context of a wearable computing system used for activity recognition. The design space this platform opens up is immense

Software has a great impact on the energy efficiency of any computing system--it can manage the components of a system efficiently or inefficiently. The impact of software is amplified in the context of a wearable computing system used for activity recognition. The design space this platform opens up is immense and encompasses sensors, feature calculations, activity classification algorithms, sleep schedules, and transmission protocols. Design choices in each of these areas impact energy use, overall accuracy, and usefulness of the system. This thesis explores methods software can influence the trade-off between energy consumption and system accuracy. In general the more energy a system consumes the more accurate will be. We explore how finding the transitions between human activities is able to reduce the energy consumption of such systems without reducing much accuracy. We introduce the Log-likelihood Ratio Test as a method to detect transitions, and explore how choices of sensor, feature calculations, and parameters concerning time segmentation affect the accuracy of this method. We discovered an approximate 5X increase in energy efficiency could be achieved with only a 5% decrease in accuracy. We also address how a system's sleep mode, in which the processor enters a low-power state and sensors are turned off, affects a wearable computing platform that does activity recognition. We discuss the energy trade-offs in each stage of the activity recognition process. We find that careful analysis of these parameters can result in great increases in energy efficiency if small compromises in overall accuracy can be tolerated. We call this the ``Great Compromise.'' We found a 6X increase in efficiency with a 7% decrease in accuracy. We then consider how wireless transmission of data affects the overall energy efficiency of a wearable computing platform. We find that design decisions such as feature calculations and grouping size have a great impact on the energy consumption of the system because of the amount of data that is stored and transmitted. For example, storing and transmitting vector-based features such as FFT or DCT do not compress the signal and would use more energy than storing and transmitting the raw signal. The effect of grouping size on energy consumption depends on the feature. For scalar features energy consumption is proportional in the inverse of grouping size, so it's reduced as grouping size goes up. For features that depend on the grouping size, such as FFT, energy increases with the logarithm of grouping size, so energy consumption increases slowly as grouping size increases. We find that compressing data through activity classification and transition detection significantly reduces energy consumption and that the energy consumed for the classification overhead is negligible compared to the energy savings from data compression. We provide mathematical models of energy usage and data generation, and test our ideas using a mobile computing platform, the Texas Instruments Chronos watch.
ContributorsBoyd, Jeffrey Michael (Author) / Sundaram, Hari (Thesis advisor) / Li, Baoxin (Thesis advisor) / Shrivastava, Aviral (Committee member) / Turaga, Pavan (Committee member) / Arizona State University (Publisher)
Created2014
152787-Thumbnail Image.png
Description

Nighttime visibility of pavement markings is provided by glass beads embedded into the striping surface. The glass beads take light from the vehicle headlamps and reflect it back to the driver. This phenomenon is known as retroreflection. Literature suggests that the amount of the bead embedded into the striping surface

Nighttime visibility of pavement markings is provided by glass beads embedded into the striping surface. The glass beads take light from the vehicle headlamps and reflect it back to the driver. This phenomenon is known as retroreflection. Literature suggests that the amount of the bead embedded into the striping surface has a profound impact on the intensity of the retroreflected light. In order to gain insight into how the glass beads provide retroreflection, an experiment was carried out to produce paint stripes with glass beads and measure the retroreflection. Samples were created at various application rates and embedment depths, in an attempt to verify the optimal embedment and observe the effect of application rate on retroreflection. The experiment was conducted using large, airport quality beads and small, road quality beads. Image analysis was used to calculate the degree to which beads were embedded and in an attempt to quantify bead distribution on the stripe surface. The results from the large beads showed that retroreflection was maximized when the beads were embedded approximately seventy percent by bead volume. The results also showed that as the application rate increased, the retroreflection increased, up to a point and then decreased. A model was developed to estimate the retroreflectivity given the amount of beads, bead spacing, and distribution of bead embedment. Results from the small beads were less conclusive, but did demonstrate that the larger beads are better at providing retroreflection. Avenues for future work in this area were identified as the experiment was conducted.

ContributorsStevens, Ryan David (Author) / Underwood, Shane (Thesis advisor) / Kaloush, Kamil (Committee member) / Mamlouk, Michael S. (Committee member) / Arizona State University (Publisher)
Created2014
152795-Thumbnail Image.png
Description

The activity-based approach to travel demand analysis and modeling, which has been developed over the past 30 years, has received tremendous success in transportation planning and policy analysis issues, capturing the multi-way joint relationships among socio-demographic, economic, land use characteristics, activity participation, and travel behavior. The development of synthesizing population

The activity-based approach to travel demand analysis and modeling, which has been developed over the past 30 years, has received tremendous success in transportation planning and policy analysis issues, capturing the multi-way joint relationships among socio-demographic, economic, land use characteristics, activity participation, and travel behavior. The development of synthesizing population with an array of socio-demographic and socio-economic attributes has drawn remarkable attention due to privacy and cost constraints in collecting and disclosing full scale data. Although, there has been enormous progress in producing synthetic population, there has been less progress in the development of population evolution modeling arena to forecast future year population. The objective of this dissertation is to develop a well-structured full-fledged demographic evolution modeling system, capturing migration dynamics and evolution of person level attributes, introducing the concept of new household formations and apprehending the dynamics of household level long-term choices over time. A comprehensive study has been conducted on demography, sociology, anthropology, economics and transportation engineering area to better understand the dynamics of evolutionary activities over time and their impacts in travel behavior. This dissertation describes the methodology and the conceptual framework, and the development of model components. Demographic, socio-economic, and land use data from American Community Survey, National Household Travel Survey, Census PUMS, United States Time Series Economic Dynamic data and United States Center for Disease Control and Prevention have been used in this research. The entire modeling system has been implemented and coded using programming language to develop the population evolution module named `PopEvol' into a computer simulation environment. The module then has been demonstrated for a portion of Maricopa County area in Arizona to predict the milestone year population to check the accuracy of forecasting. The module has also been used to evolve the base year population for next 15 years and the evolutionary trend has been investigated.

ContributorsPaul, Sanjay (Author) / Pendyala, Ram M. (Thesis advisor) / Kaloush, Kamil (Committee member) / Ahn, Soyoung (Committee member) / Arizona State University (Publisher)
Created2014
153307-Thumbnail Image.png
Description

This study investigates the mastic level structure of asphalt concrete containing RAP materials. Locally sourced RAP material was screened and sieved to separate the coated fines (passing #200) from the remaining sizes. These binder coated fines were mixed with virgin filler at proportions commensurate with 0%, 10%, 30%, 50% and

This study investigates the mastic level structure of asphalt concrete containing RAP materials. Locally sourced RAP material was screened and sieved to separate the coated fines (passing #200) from the remaining sizes. These binder coated fines were mixed with virgin filler at proportions commensurate with 0%, 10%, 30%, 50% and 100% RAP dosage levels. Mastics were prepared with these blended fillers and a PG 64-22 binder at a filler content of 27% by volume. Rheological experiments were conducted on the resulting composites as well as the constituents, virgin binder, solvent extracted RAP binder. The results from the dynamic modulus experiments showed an expected increase in stiffness with increase in dosage levels. These results were used to model the hypothesized structure of the composite. The study presented discusses the different micromechanical models employed, their applicability and suitability to correctly predict the blended mastic composite. The percentage of blending between virgin and RAP binder estimated using Herve and Zaoui model decreased with increase in RAP content.

ContributorsGundla, Akshay (Author) / Underwood, Shane (Thesis advisor) / Kaloush, Kamil (Committee member) / Mamlouk, Michael S. (Committee member) / Arizona State University (Publisher)
Created2014
152997-Thumbnail Image.png
Description
Stream processing has emerged as an important model of computation especially in the context of multimedia and communication sub-systems of embedded System-on-Chip (SoC) architectures. The dataflow nature of streaming applications allows them to be most naturally expressed as a set of kernels iteratively operating on continuous streams of data. The

Stream processing has emerged as an important model of computation especially in the context of multimedia and communication sub-systems of embedded System-on-Chip (SoC) architectures. The dataflow nature of streaming applications allows them to be most naturally expressed as a set of kernels iteratively operating on continuous streams of data. The kernels are computationally intensive and are mainly characterized by real-time constraints that demand high throughput and data bandwidth with limited global data reuse. Conventional architectures fail to meet these demands due to their poorly matched execution models and the overheads associated with instruction and data movements.

This work presents StreamWorks, a multi-core embedded architecture for energy-efficient stream computing. The basic processing element in the StreamWorks architecture is the StreamEngine (SE) which is responsible for iteratively executing a stream kernel. SE introduces an instruction locking mechanism that exploits the iterative nature of the kernels and enables fine-grain instruction reuse. Each instruction in a SE is locked to a Reservation Station (RS) and revitalizes itself after execution; thus never retiring from the RS. The entire kernel is hosted in RS Banks (RSBs) close to functional units for energy-efficient instruction delivery. The dataflow semantics of stream kernels are captured by a context-aware dataflow execution mode that efficiently exploits the Instruction Level Parallelism (ILP) and Data-level parallelism (DLP) within stream kernels.

Multiple SEs are grouped together to form a StreamCluster (SC) that communicate via a local interconnect. A novel software FIFO virtualization technique with split-join functionality is proposed for efficient and scalable stream communication across SEs. The proposed communication mechanism exploits the Task-level parallelism (TLP) of the stream application. The performance and scalability of the communication mechanism is evaluated against the existing data movement schemes for scratchpad based multi-core architectures. Further, overlay schemes and architectural support are proposed that allow hosting any number of kernels on the StreamWorks architecture. The proposed oevrlay schemes for code management supports kernel(context) switching for the most common use cases and can be adapted for any multi-core architecture that use software managed local memories.

The performance and energy-efficiency of the StreamWorks architecture is evaluated for stream kernel and application benchmarks by implementing the architecture in 45nm TSMC and comparison with a low power RISC core and a contemporary accelerator.
ContributorsPanda, Amrit (Author) / Chatha, Karam S. (Thesis advisor) / Wu, Carole-Jean (Thesis advisor) / Chakrabarti, Chaitali (Committee member) / Shrivastava, Aviral (Committee member) / Arizona State University (Publisher)
Created2014
153001-Thumbnail Image.png
Description
Traffic congestion is a major externality in modern transportation systems with negative economic, environmental and social impacts. Freeway bottlenecks are one of the key elements besides the demand for travel by automobiles that determine the extent of congestion. The primary objective of this research is to provide a better understanding

Traffic congestion is a major externality in modern transportation systems with negative economic, environmental and social impacts. Freeway bottlenecks are one of the key elements besides the demand for travel by automobiles that determine the extent of congestion. The primary objective of this research is to provide a better understanding of factors for variations in bottleneck discharge rates. Specifically this research seeks to (i) develop a methodology comparable to the rigorous methods to identify bottlenecks and measure capacity drop and its temporal (day to day) variations in a region, (ii) understand the variations in discharge rate of a freeway weaving bottleneck with a HOV lane and (iii) understand the relationship between lane flow distribution and discharge rate on a weaving bottleneck resulted from a lane drop and a busy off-ramp. In this research, a methodology has been developed to de-noise raw data using Discrete Wavelet Transforms (DWT). The de-noised data is then used to precisely identify bottleneck activation and deactivation times, and measure pre-congestion and congestion flows using Continuous Wavelet Transforms (CWT). To this end a methodology which could be used efficiently to identify and analyze freeway bottlenecks in a region in a consistent, reproducible manner was developed. Using this methodology, 23 bottlenecks have been identified in the Phoenix metropolitan region, some of which result in long queues and large delays during rush-hour periods. A study of variations in discharge rate of a freeway weaving bottleneck with a HOV lane showed that the bottleneck discharge rate diminished by 3-25% upon queue formations, however, the discharge rate recovered shortly thereafter upon high-occupancy-vehicle (HOV) lane activation and HOV lane flow distribution (LFD) has a significant effect on the bottleneck discharge rate: the higher the HOV LFD, the lower the bottleneck discharge rate. The effect of lane flow distribution and its relationship with bottleneck discharge rate on a weaving bottleneck formed by a lane drop and a busy off-ramp was studied. The results showed that the bottleneck discharge rate and lane flow distribution are linearly related and higher utilization of the median lane results in higher bottleneck discharge rate.
ContributorsKandala, Srinivasa Srivatsav (Author) / Ahn, Soyoung (Thesis advisor) / Pendyala, Ram (Committee member) / Kaloush, Kamil (Committee member) / Arizona State University (Publisher)
Created2014
153089-Thumbnail Image.png
Description
A benchmark suite that is representative of the programs a processor typically executes is necessary to understand a processor's performance or energy consumption characteristics. The first contribution of this work addresses this need for mobile platforms with MobileBench, a selection of representative smartphone applications. In smartphones, like any other

A benchmark suite that is representative of the programs a processor typically executes is necessary to understand a processor's performance or energy consumption characteristics. The first contribution of this work addresses this need for mobile platforms with MobileBench, a selection of representative smartphone applications. In smartphones, like any other portable computing systems, energy is a limited resource. Based on the energy characterization of a commercial widely-used smartphone, application cores are found to consume a significant part of the total energy consumption of the device. With this insight, the subsequent part of this thesis focuses on the portion of energy that is spent to move data from the memory system to the application core's internal registers. The primary motivation for this work comes from the relatively higher power consumption associated with a data movement instruction compared to that of an arithmetic instruction. The data movement energy cost is worsened esp. in a System on Chip (SoC) because the amount of data received and exchanged in a SoC based smartphone increases at an explosive rate. A detailed investigation is performed to quantify the impact of data movement

on the overall energy consumption of a smartphone device. To aid this study, microbenchmarks that generate desired data movement patterns between different levels of the memory hierarchy are designed. Energy costs of data movement are then computed by measuring the instantaneous power consumption of the device when the micro benchmarks are executed. This work makes an extensive use of hardware performance counters to validate the memory access behavior of microbenchmarks and to characterize the energy consumed in moving data. Finally, the calculated energy costs of data movement are used to characterize the portion of energy that MobileBench applications spend in moving data. The results of this study show that a significant 35% of the total device energy is spent in data movement alone. Energy is an increasingly important criteria in the context of designing architectures for future smartphones and this thesis offers insights into data movement energy consumption.
ContributorsPandiyan, Dhinakaran (Author) / Wu, Carole-Jean (Thesis advisor) / Shrivastava, Aviral (Committee member) / Lee, Yann-Hang (Committee member) / Arizona State University (Publisher)
Created2014