Matching Items (8)
Filtering by

Clear all filters

150275-Thumbnail Image.png
Description
ABSTRACT Group III-nitride semiconductor materials have been commercially used in fabrication of light-emitting diodes (LEDs) and laser diodes (LDs) covering the spectral range from UV to visible and infrared, and exhibit unique properties suitable for modern optoelectronic applications. Great advances have recently happened in the research and development in high-power

ABSTRACT Group III-nitride semiconductor materials have been commercially used in fabrication of light-emitting diodes (LEDs) and laser diodes (LDs) covering the spectral range from UV to visible and infrared, and exhibit unique properties suitable for modern optoelectronic applications. Great advances have recently happened in the research and development in high-power and high-efficiency blue-green-white LEDs, blue LDs and other optoelectronic applications. However, there are still many unsolved challenges with these materials. In this dissertation, several issues concerning structural, electronic and optical properties of III-nitrides have been investigated using a combination of transmission electron microscopy (TEM), electron holography (EH) and cathodoluminescence (CL) techniques. First, a trend of indium chemical inhomogeneity has been found as the indium composition increases for the InGaN epitaxial layers grown by hydride vapor phase epitaxy. Second, different mechanisms contributing to the strain relaxation have been studied for non-polar InGaN epitaxial layers grown on zinc oxide (ZnO) substrate. Third, various structural morphologies of non-polar InGaN epitaxial layers grown on free-standing GaN substrate have been investigated. Fourth, the effect of the growth temperature on the performance of GaN lattice-matched InAlN electron blocking layers has been studied. Finally, the electronic and optical properties of GaN nanowires containing a AlN/GaN superlattice structure have been investigated showing relatively small internal electric field and superlattice- and defect-related emissions along the nanowires.
ContributorsSun, Kewei (Author) / Ponce, Fernando (Thesis advisor) / Smith, David (Committee member) / Treacy, Michael (Committee member) / Drucker, Jeffery (Committee member) / Schmidt, Kevin (Committee member) / Arizona State University (Publisher)
Created2011
152284-Thumbnail Image.png
Description
Electromigration in metal interconnects is the most pernicious failure mechanism in semiconductor integrated circuits (ICs). Early electromigration investigations were primarily focused on aluminum interconnects for silicon-based ICs. An alternative metallization compatible with gallium arsenide (GaAs) was required in the development of high-powered radio frequency (RF) compound semiconductor devices operating at

Electromigration in metal interconnects is the most pernicious failure mechanism in semiconductor integrated circuits (ICs). Early electromigration investigations were primarily focused on aluminum interconnects for silicon-based ICs. An alternative metallization compatible with gallium arsenide (GaAs) was required in the development of high-powered radio frequency (RF) compound semiconductor devices operating at higher current densities and elevated temperatures. Gold-based metallization was implemented on GaAs devices because it uniquely forms a very low resistance ohmic contact and gold interconnects have superior electrical and thermal conductivity properties. Gold (Au) was also believed to have improved resistance to electromigration due to its higher melting temperature, yet electromigration reliability data on passivated Au interconnects is scarce and inadequate in the literature. Therefore, the objective of this research was to characterize the electromigration lifetimes of passivated Au interconnects under precisely controlled stress conditions with statistically relevant quantities to obtain accurate model parameters essential for extrapolation to normal operational conditions. This research objective was accomplished through measurement of electromigration lifetimes of large quantities of passivated electroplated Au interconnects utilizing high-resolution in-situ resistance monitoring equipment. Application of moderate accelerated stress conditions with a current density limited to 2 MA/cm2 and oven temperatures in the range of 300°C to 375°C avoided electrical overstress and severe Joule-heated temperature gradients. Temperature coefficients of resistance (TCRs) were measured to determine accurate Joule-heated Au interconnect film temperatures. A failure criterion of 50% resistance degradation was selected to prevent thermal runaway and catastrophic metal ruptures that are problematic of open circuit failure tests. Test structure design was optimized to reduce resistance variation and facilitate failure analysis. Characterization of the Au microstructure yielded a median grain size of 0.91 ìm. All Au lifetime distributions followed log-normal distributions and Black's model was found to be applicable. An activation energy of 0.80 ± 0.05 eV was measured from constant current electromigration tests at multiple temperatures. A current density exponent of 1.91 was extracted from multiple current densities at a constant temperature. Electromigration-induced void morphology along with these model parameters indicated grain boundary diffusion is dominant and the void nucleation mechanism controlled the failure time.
ContributorsKilgore, Stephen (Author) / Adams, James (Thesis advisor) / Schroder, Dieter (Thesis advisor) / Krause, Stephen (Committee member) / Gaw, Craig (Committee member) / Arizona State University (Publisher)
Created2013
150889-Thumbnail Image.png
Description
Pb-free solder joints are commonly used as interconnects in semiconductor packaging. One of the major defects affecting the mechanical performance of solder joints are reflow pores that form during processing. These pores exhibit significant variability in size and distribution, and understanding the effects of pore geometry on failure is an

Pb-free solder joints are commonly used as interconnects in semiconductor packaging. One of the major defects affecting the mechanical performance of solder joints are reflow pores that form during processing. These pores exhibit significant variability in size and distribution, and understanding the effects of pore geometry on failure is an important reliability concern. In this thesis, the pore microstructures of solder joint samples and the localized plastic deformation around individual pores was characterized in 3D using lab scale X-ray Microtomography. To observe the deformation of a solder joint in 3D, a solder joint was imaged with Microtomography after reflow and then deformed in shear in several loading steps with additional tomography data taken between each. The 3D tomography datasets were then segmented using the 3D Livewire technique into regions corresponding to solder and pores, and used to generate 3D models of the joint at each strain value using Mimics software. The extent of deformation of individual pores in the joint as a function of strain was quantified using sphericity measurements, and correlated with the observed cracking in the joint. In addition, the error inherent in the data acquisition and 3D modeling process was also quantified. The progression of damage observed with X-ray Microtomography was then used to validate the deformation and failure predicted by a Finite Element (FE) simulation. The FE model was based on the as-reflowed tomography data, and incorporated a ductile damage failure model to simulate fracture. Using the measured sphericity change and cracking information obtained from the tomography data, the FE model is shown to correctly capture the broad plastic deformation and strain localization seen in the actual joint, as well as the crack propagation. Lastly, Digital Image Correlation was investigated as a method of obtaining improved local strain measurements in 3D. This technique measures the displacement of the inherent microstructural features of the joint, and can give localized strain measurements that can be directly comparable to that predicted by modeling. The technique is demonstrated in 2D on Pb-Sn solder, and example 3D data is presented for future analysis.
ContributorsPadilla, Erick (Author) / Chawla, Nikhilesh (Thesis advisor) / Alford, Terry (Committee member) / Krause, Stephen (Committee member) / Arizona State University (Publisher)
Created2012
150508-Thumbnail Image.png
Description
The goal of this work is to develop low cost and highly efficient hybrid solar cells based on semiconductor nanoparticles (NPs). Hybrid solar cells have been demonstrated to take advantages of both inorganic and organic semiconductors by employing simple soluble process. In order to improve the power conversion efficiency (PCE),

The goal of this work is to develop low cost and highly efficient hybrid solar cells based on semiconductor nanoparticles (NPs). Hybrid solar cells have been demonstrated to take advantages of both inorganic and organic semiconductors by employing simple soluble process. In order to improve the power conversion efficiency (PCE), the bulk heterojunction (BHJ) of cadmium selenide (CdSe) tetrapods (TPs) and poly (3-hexylthiophene) (P3HT) are introduced as an electron acceptor and donor, respectively. The dimension of CdSe TPs and the 3D spatial distribution of CdSe TPs:P3HT photoactive blends are investigated to improve optical and electrical properties of photovoltaic devices. Hybrid solar cells having long-armed CdSe TPs and P3HT establish higher PCE of 1.12% when compared to device employing short-armed TPs of 0.80%. The device performance are improved by using longer armed CdSe TPs, which aids in better percolation connectivity and reduced charge hopping events, thus leading to better charge transport. The device architecture of hybrid solar cells is examined to assist vertical phase separation (VPS). Improvement of VPS in hybrid solar cells using CdSe TPs:P3HT photoactive blends is systematically manipulated by solution processed interfacial layers, resulting in enhanced device performance. Multi-layered hybrid solar cells assist better light absorption, efficient charge carrier transport, and increase of the surface contact area. In this work, hole transport assisting layer (HTAL)/BHJ photoactive layer (BPL)/electron transport assisting layer (ETAL) or HTAL/BPL/ETAL (HBE) multi-layered structure is introduced, similarly to p-type layer/intermixed photoactive layer
-type layer (p-i-n) structure of organic photovoltaic devices. To further control the improvement of the device performance, the effects of nano-scale morphology from solvents having different boiling points, the various shapes of semiconductor NPs, and the emergence of blending NPs are demonstrated. The formation of favorable 3D networks in photoactive layer is attributed to enhance the efficient charge transport by the optimized combination of semiconductor NPs in polymer matrix.
ContributorsLee, Kyu Sung (Author) / Jabbour, Ghassan E. (Thesis advisor) / Alford, Terry (Thesis advisor) / Krause, Stephen (Committee member) / Arizona State University (Publisher)
Created2012
137665-Thumbnail Image.png
Description
The semiconductor industry looks to constantly improve the efficiency of research and development in order to reduce costs and time to market. One such method was designed in order to decrease time spent inducing warpage in integrated circuits in an Intel research process. Intel's Atom product line seeks to compete

The semiconductor industry looks to constantly improve the efficiency of research and development in order to reduce costs and time to market. One such method was designed in order to decrease time spent inducing warpage in integrated circuits in an Intel research process. Intel's Atom product line seeks to compete with ARM architecture by entering the mobile devices CPU market. Due to the fundamental differences between the Atom's Bonnell architecture and the ARM architecture, the Intel Atom product line must utilize such improved research and development methods. Until power consumption is drastically lowered while maintaining processing speed, the Atom product line will not be able to effectively break into the mobile devices CPU market.
ContributorsLandseidel, Jack Adam (Author) / Adams, James (Thesis director) / Krause, Stephen (Committee member) / Anwar, Shahriar (Committee member) / Barrett, The Honors College (Contributor) / School of Mathematical and Statistical Sciences (Contributor) / Materials Science and Engineering Program (Contributor)
Created2013-05
149639-Thumbnail Image.png
Description
The research of this dissertation involved quantitative characterization of electrostatic potential and charge distribution of semiconductor nanostructures using off-axis electron holography, as well as other electron microscopy techniques. The investigated nanostructures included Ge quantum dots, Ge/Si core/shell nanowires, and polytype heterostructures in ZnSe nanobelts. Hole densities were calculated for the

The research of this dissertation involved quantitative characterization of electrostatic potential and charge distribution of semiconductor nanostructures using off-axis electron holography, as well as other electron microscopy techniques. The investigated nanostructures included Ge quantum dots, Ge/Si core/shell nanowires, and polytype heterostructures in ZnSe nanobelts. Hole densities were calculated for the first two systems, and the spontaneous polarization for wurtzite ZnSe was determined. Epitaxial Ge quantum dots (QDs) embedded in boron-doped silicon were studied. Reconstructed phase images showed extra phase shifts near the base of the QDs, which was attributed to hole accumulation in these regions. The resulting charge density was (0.03±0.003) holes
m3, which corresponded to about 30 holes localized to a pyramidal, 25-nm-wide Ge QD. This value was in reasonable agreement with the average number of holes confined to each Ge dot determined using a capacitance-voltage measurement. Hole accumulation in Ge/Si core/shell nanowires was observed and quantified using off-axis electron holography and other electron microscopy techniques. High-angle annular-dark-field scanning transmission electron microscopy images and electron holograms were obtained from specific nanowires. The intensities of the former were utilized to calculate the projected thicknesses for both the Ge core and the Si shell. The excess phase shifts measured by electron holography across the nanowires indicated the presence of holes inside the Ge cores. The hole density in the core regions was calculated to be (0.4±0.2)
m3 based on a simplified coaxial cylindrical model. Homogeneous zincblende/wurtzite heterostructure junctions in ZnSe nanobelts were studied. The observed electrostatic fields and charge accumulation were attributed to spontaneous polarization present in the wurtzite regions since the contributions from piezoelectric polarization were shown to be insignificant based on geometric phase analysis. The spontaneous polarization for the wurtzite ZnSe was calculated to be psp = -(0.0029±0.00013) C/m2, whereas a first principles' calculation gave psp = -0.0063 C/m2. The atomic arrangements and polarity continuity at the zincblende/wurtzite interface were determined through aberration-corrected high-angle annular-dark-field imaging, which revealed no polarity reversal across the interface. Overall, the successful outcomes of these studies confirmed the capability of off-axis electron holography to provide quantitative electrostatic information for nanostructured materials.
ContributorsLi, Luying (Author) / McCartney, Martha R. (Thesis advisor) / Smith, David J. (Thesis advisor) / Treacy, Michael J. (Committee member) / Shumway, John (Committee member) / Drucker, Jeffery (Committee member) / Arizona State University (Publisher)
Created2011
153383-Thumbnail Image.png
Description
Off-axis electron holography (EH) has been used to characterize electrostatic potential, active dopant concentrations and charge distribution in semiconductor nanostructures, including ZnO nanowires (NWs) and thin films, ZnTe thin films, Si NWs with axial p-n junctions, Si-Ge axial heterojunction NWs, and Ge/LixGe core/shell NW.

The mean inner potential (MIP) and inelastic

Off-axis electron holography (EH) has been used to characterize electrostatic potential, active dopant concentrations and charge distribution in semiconductor nanostructures, including ZnO nanowires (NWs) and thin films, ZnTe thin films, Si NWs with axial p-n junctions, Si-Ge axial heterojunction NWs, and Ge/LixGe core/shell NW.

The mean inner potential (MIP) and inelastic mean free path (IMFP) of ZnO NWs have been measured to be 15.3V±0.2V and 55±3nm, respectively, for 200keV electrons. These values were then used to characterize the thickness of a ZnO nano-sheet and gave consistent values. The MIP and IMFP for ZnTe thin films were measured to be 13.7±0.6V and 46±2nm, respectively, for 200keV electrons. A thin film expected to have a p-n junction was studied, but no signal due to the junction was observed. The importance of dynamical effects was systematically studied using Bloch wave simulations.

The built-in potentials in Si NWs across the doped p-n junction and the Schottky junction due to Au catalyst were measured to be 1.0±0.3V and 0.5±0.3V, respectively. Simulations indicated that the dopant concentrations were ~1019cm-3 for donors and ~1017 cm-3 for acceptors. The effects of positively charged Au catalyst, a possible n+-n--p junction transition region and possible surface charge, were also systematically studied using simulations.

Si-Ge heterojunction NWs were studied. Dopant concentrations were extracted by atom probe tomography. The built-in potential offset was measured to be 0.4±0.2V, with the Ge side lower. Comparisons with simulations indicated that Ga present in the Si region was only partially activated. In situ EH biasing experiments combined with simulations indicated the B dopant in Ge was mostly activated but not the P dopant in Si. I-V characteristic curves were measured and explained using simulations.

The Ge/LixGe core/shell structure was studied during lithiation. The MIP for LixGe decreased with time due to increased Li content. A model was proposed to explain the lower measured Ge potential, and the trapped electron density in Ge core was calculated to be 3×1018 electrons/cm3. The Li amount during lithiation was also calculated using MIP and volume ratio, indicating that it was lower than the fully lithiated phase.
ContributorsGan, Zhaofeng (Author) / Mccartney, Martha R (Thesis advisor) / Smith, David J. (Thesis advisor) / Drucker, Jeffery (Committee member) / Bennett, Peter A (Committee member) / Arizona State University (Publisher)
Created2015
152850-Thumbnail Image.png
Description
This dissertation presents research findings on the three materials systems: lateral Si nanowires (SiNW), In2Se3/Bi2Se3 heterostructures and graphene. The first part of the thesis was focused on the growth and characterization of lateral SiNW. Lateral here refers to wires growing along the plane of substrate; vertical NW on the other

This dissertation presents research findings on the three materials systems: lateral Si nanowires (SiNW), In2Se3/Bi2Se3 heterostructures and graphene. The first part of the thesis was focused on the growth and characterization of lateral SiNW. Lateral here refers to wires growing along the plane of substrate; vertical NW on the other hand grow out of the plane of substrate. It was found, using the Au-seeded vapor – liquid – solid technique, that epitaxial single-crystal SiNW can be grown laterally along Si(111) substrates that have been miscut toward [11− 2]. The ratio of lateral-to-vertical NW was found to increase as the miscut angle increased and as disilane pressure and substrate temperature decreased. Based on this observation, growth parameters were identified whereby all of the deposited Au seeds formed lateral NW. Furthermore, the nanofaceted substrate guided the growth via a mechanism that involved pinning of the trijunction at the liquid/solid interface of the growing nanowire.

Next, the growth of selenide heterostructures was explored. Specifically, molecular beam epitaxy was utilized to grow In2Se3 and Bi2Se3 films on h-BN, highly oriented pyrolytic graphite and Si(111) substrates. Growth optimizations of In2Se3 and Bi2Se3 films were carried out by systematically varying the growth parameters. While the growth of these films was demonstrated on h-BN and HOPG surface, the majority of the effort was focused on growth on Si(111). Atomically flat terraces that extended laterally for several hundred nm, which were separated by single quintuple layer high steps characterized surface of the best In2Se3 films grown on Si(111). These In2Se3 films were suitable for subsequent high quality epitaxy of Bi2Se3 .

The last part of this dissertation was focused on a recently initiated and ongoing study of graphene growth on liquid metal surfaces. The initial part of the study comprised a successful modification of an existing growth system to accommodate graphene synthesis and process development for reproducible graphene growth. Graphene was grown on Cu, Au and AuCu alloys at varioua conditions. Preliminary results showed triangular features on the liquid part of the Cu metal surface. For Au, and AuCu alloys, hexagonal features were noticed both on the solid and liquid parts.
ContributorsRathi, Somilkumar J (Author) / Drucker, Jeffery (Thesis advisor) / Smith, David (Committee member) / Chen, Tingyong (Committee member) / Arizona State University (Publisher)
Created2014