The constant scaling of supply voltages in state-of-the-art CMOS processes has led to severe limitations for many analog circuit applications. Some CMOS processes have addressed this issue by adding high voltage MOSFETs to their process. Although it can be a completely viable solution, it usually requires a changing of the process flow or adding additional steps, which in turn, leads to an increase in fabrication costs.
Download count: 0
- Partial requirement for: Ph.D., Arizona State University, 2010Note typethesis
- Includes bibliographical references (p. 126-129)Note typebibliography
- Field of study: Electrical engineering