

Analyze of Total Ionizing Dose Effect in MOS/MNOS Capacitors

by

Ching-Tao Chang

A Thesis Presented in Partial Fulfillment
of the Requirements for the Degree
Master of Science

Approved April 2023 by the
Graduate Supervisory Committee:

Hugh Barnaby, Chair
Keith Holbert
Sefaattin Tongay

ARIZONA STATE UNIVERSITY

May 2023

ABSTRACT

Metal-Oxide-Semiconductor (MOS) is essential to modern VLSI devices. In the past decades, a wealth of literature has been created to understand the impact of the radiation-induced charges on the devices, i.e., the creation of electron-hole pairs in the oxide layer which is the most sensitive part of MOS structure to the radiation effect. In this work, both MOS and MNOS devices were fabricated at ASU NanoFab to study the total ionizing dose effect using capacitance-voltage (C-V) electrical characterization by observing the direction and amounts of the shift in C-V curves and electron holography observation to directly image the charge buildup at the irradiated oxide film of the oxide-only MOS device.

C-V measurements revealed the C-V curves shifted to the left after irradiation (with a positive bias applied) because of the net positive charges trapped at the oxide layer for the oxide-only sample. On the other hand, for nitride/oxide samples with positive biased during irradiation, the C-V curve shifted to the right due to the net negative charges trapped at the oxide layer. It was also observed that the C-V curve has less shift in voltage for MNOS than MOS devices after irradiation due to the less charge buildup after irradiation.

Off-axis electron holography was performed to map the charge distribution across the MOSCAP sample. Compared with both pre-and post-irradiated samples, a larger potential drop at the Si/SiO₂ was noticed in post-irradiation samples, which indicates the presence of greater amounts of positive charges that buildup the Si/SiO₂ interface after the TID exposure.

TCAD modeling was used to extract the density of charges accumulated near the SiO₂/Si and SiO₂/ Metal interface by matching the simulation results to the potential data

from holography. The increase of near-interface positive charges in post-irradiated samples is consistent with the C-V results.

DEDICATION

Dedicated to my family in Taiwan.

ACKNOWLEDGMENTS

I would like to thank my adviser and mentor, Dr. Hugh Barnaby, for his guidance through my research. Whenever I feel depressed about my research, he keeps inspiring me and advises me on directions. Since I come from a different academic background, he is so patient and passionate to teach me everything that I never learned before. I can't wait to start working with him in my PhD career. I would also like to thank Dr. Keith Holbert for helping me with the radiation testing in my thesis. I'm pleased to invite Dr. Keith Holbert and Dr. Sefaattin Tongay to join my committee and provide me with valuable feedback on my thesis.

I want to thank Dr. David Smith and Dr. Martha McCartney for developing the electron holography data and good hologram images that I use in my thesis. They also taught me the theory of electron holography and the phase reconstruction process and clarify the doubts I encountered. I would like to thank all the NanoFab staff and my great colleague Smitha for helping me with the sample fabrication in the cleaning room. They help me to overcome every issue I face during fabrication and provide me valuable feedback to optimize my process.

I am grateful to CFD Research Corporation for funding part of this research. This material is based upon work partially supported by an STTR sub-contract from CFD Research Corporation under DMEA Contract No. HQ072722C0003. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of DMEA.

I would like to thank my parents in Taiwan for their support and love and make my heart feel warm even though I am thousands of miles away from home. I can't finish my master's without them.

Last but not least, I want to thank my senior, Dr. Kiraneswar Muthuseenu. He keeps helping and giving me lots of great feedback on my research work. He meets with me every week to check on my work even though he is really busy and tired after his work at Intel.

TABLE OF CONTENTS

	Page
LIST OF FIGURES	viii
CHAPTER	
1 INTRODUCTION AND MOTIVATION	1
1.1 Introduction and Motivation	1
1.2 Structure of the Dissertation	3
2 BACKGROUND	5
2.1 Total Ionizing Dose Effect.....	5
2.1.1 Generation and Recombination	7
2.1.2 Oxide Trapped Charge (NOT).....	9
2.1.3 Charge Separation Technology.....	11
2.1.4 Technology Computer-Aided Design (TCAD)	12
2.2 Off-Axis Electron Holography	14
2.2.1 Hologram formation	15
2.2.2 Phase Reconstruction and Mapping	19
3 EXPERIMENT SETUP	21
3.1 Sample Fabrication	21
3.2 TID experiment setup	25
3.3 Analysis Methods.....	25
3.3.1 Capacitance-Voltage Measurements.....	26

CHAPTER	Page
3.3.2 Electron Holography Setup	26
4 RESULT AND DISCUSSION FOR ELECTRICAL CHARACTERIZATION ..	29
4.1 TID Experimental Result	29
4.1.1 Capacitance-Voltage measurements	29
4.1.2 Effect of Trapped Charges (NOT)	31
4.1.3 Effect of Shallow Traps	36
5 RESULT AND DISCUSSION OF ELECTRON HOLOGRAPHY.....	41
5.1 Off-Axis Electron Holography Result	41
5.2 TCAD Device Stimulation.....	46
6 CONCLUSIONS.....	51
REFERENCES	54

LIST OF FIGURES

Figure	Page
2.1 Schematic of Radiation Induce Processes with Band Diagram of MOS Capacitor Under Positive Gate Bias.....	6
2.2 The Relationship Between Photon Energy and the Probability of Carrier Generating Mechanism Occurs.....	8
2.3 Fractional of Unrecombined Holes as A Function of Field with Different Radiation Sources.	9
2.4 Formation of E' center in Amorphous SiO ₂	10
2.5 Schematic Showing the Formation of E' _δ center.....	10
2.6 The Location and Electrical Respond of Trapped Charges in the MOS Capacitors.	11
2.7 Schematic Illustration of Mid-Gap Charge Separation Technique.....	12
2.8 Inputs and Outputs of Atlas.	13
2.9 Schematic Illustration of the Set-Up in TEM for Off-Axis Electron Holography.	14
2.10 Illustration of the Effect of Limited Coherent Electron Source on Electron Hologram.	15
2.11 Schematic Diagram Illustrating the Role of the Biprism in Generating the Hologram.	16
2.12 Schematic Illustration of the Origin of the Phase Shift to Quantify Electrostatic and Magnetic Potential.	18

Figure	Page
2.13 Schematic Illustration of the Phase Reconstruction Process.	19
3.1 Schematic Structure of MOS (left) /MNOS (right) Capacitor.....	22
3.2 Schematic Illustration of Fabrication Process to Define Different Sizes of Gate Area	23
3.3 Packaged Device and Plane View of the Die.....	25
3.4 Capacitance-Voltage Measurements Setup.....	26
3.5 Electron Holography Setup for Titan TEM.	27
3.6 Cross-section of the MOS Sample before FIB Milling with Pt and C Deposited on Top of the Sample.	28
4.1 Schematic Structure of MOS (left) /MNOS (right) Capacitor.....	30
4.2 C-V Characteristics of MNOSCAPs for Different Dose Levels and Bias Conditions..	30
4.3 Voltage Shift for 100nm MOS and 30nm/135nm MNOS at C=40pf for 0V and 10V Gate Bias During Irradiation.....	31
4.4 Schematic Illustration of Charge Distribution Across Irradiated Oxide Film for MOSCAPs Under 0V and 10V Bias Condition.....	33
4.5 N_{OT} for 100 nm MOSCAPs at Each Dose Steps for 0 V and 10 V Bias	34
4.6 Oxide Trap Buildup for MNOSCAP with 0V and 10V Bias Conditions.....	35
4.7 Energy Band Diagram for MNOSCAPs Under Positive Bias Condition and Electrons and Holes Distribution.	35

Figure	Page
4.8 Comparison Between Measured Cmin and Theoretical Cmin for MNOS Devices.	36
4.9 Schematic of Circuit Model Due to Additional Interface Traps Parallel to the Substrate Capacity for MNOS Devices.	37
4.10 TCAD Structure for 135nm/30nm the MNOSCAP.....	38
4.11 The Definition of the Trap Energy Level of Acceptor Traps in Reference to Conduction Band.	39
4.12 Pre-rad C-V Data for MNOSCAP and the Modeling Result with Heiman Model.	40
5.1 Image Reconstruction Process from Hologram Images to Extract the Phase Image of Pre-Irradiated Si/SiO ₂ MOSCAP Sample.	43
5.2 Potential Profile Measured Across the Pre-Irradiated Sample.	44
5.3 Phase Image of Irradiated Si/SiO ₂ the MNOSCAP Sample.	45
5.4 Potential Profile Measured Across the Irradiated Sample.	46
5.5 TCAD Structure for the 100 nm MOS Capacitor.	47
5.6 Overlay of Holography and TCAD Simulation Result of Pre-Irradiation 100nm MOSCAP Potential Profile.....	48
5.7 Charge Distribution Across 100 nm SiO ₂ Used in the TCAD Simulations for Pre- and Post-Irradiation MOSCAPs.....	48
5.8 Potential Measurement and Modeling Across the Post-Rad Sample.....	50

CHAPTER 1

INTRODUCTION AND MOTIVATION

1.1 Introduction and Motivation

Metal-Oxide-Semiconductor (MOS) structures are essential to modern VLSI devices. In the past decades, a wealth of literature has been published to explain the impact of radiation-induced defects on these devices. The oxide insulating layer is the most sensitive part of the MOS structure to total ionizing radiation dose. When ionizing radiation (high energy charged particles or photons) interacts with MOS dielectrics, the deposited energy creates electron-hole pairs in the insulating layer [1], [2]. Generated electrons and holes are free to transport inside the insulator through diffusion and, primarily, electric field dependent drift, either toward the underlying silicon or toward the conducting gate. The high density of charge trapping centers located near the interfaces trap the radiation-induced carriers (electrons or holes) and thus generate fixed trapped charge in the insulator, which changes the electrical properties of the MOS system [2], [3].

Various techniques have been developed to study the effects of radiation exposure on MOS devices. The use of current-voltage (I-V) measurements or capacitance-voltage (C-V) measurements provides valuable information about the fixed charge buildup inside the oxide layer due to ionization [4-7]. More complex thermal, time, and frequency domain electrical measurements on MOS structures allow for the characterization of the spatial and energy distributions of radiation-induced oxide defects [8-10]. However, direct measurements of radiation-induced volumetric charge distributions in the oxide film have never been performed.

Off-axis electron holography is a novel metrology technique that allows for direct imaging of the electrostatic potential, prior to and after irradiation. Analysis of the potential profiles enables the net volumetric charge distribution inside the insulating film to be quantified. This technique uses a transmission electron microscope (TEM) equipped with a field-emission gun (FEG) to provide a steady coherent source of electrons. Besides FEG, biprism is also required. An electron biprism is a charged wire used to interfere with plane electron wave and reference wave, deflecting both waves toward each other until overlapping, which forms a hologram. This technique facilitates the production of an electrostatic potential mapping throughout the imaged sample [11] - [13]. Using TCAD simulation, the charge distribution can be extracted by matching the potential profile from the electron holography examination. Thus, with electron holography the difference in volumetric charge distributions inside the oxide layer between pre-and post-irradiated MOS capacitors can be quantified.

For oxide-only samples, the effect of ionizing radiation is traditionally explained, through the analysis of electrical data, by the trapping of holes near the Si-SiO₂ interface [2]. In this thesis, we confirm this explanation directly through the use of electron holography. We also show that for these samples, electron trapping occurs as well, but near the gate metal surface, where the effect of the negative charge is not observed electrically. It has been shown that oxide-nitride samples have better TID tolerance [14], especially at low irradiation biases. The theory developed to explain this effect is that more electron trapping occurs in the bulk of the film stack, which compensates for the effects of trapped holes [15]. Electron holography provides for the first time a method to confirm this theory.

This thesis does not report the results of holography on oxide-nitride films. However, it is planned in future work by this author.

1.2 Structure of the Dissertation

In Chapter 1, a brief background and history of research on total ionizing dose effects in the MOS capacitors is introduced and explained.

Chapter 2 describes the background of the total ionizing dose mechanism in the oxide film of MOS devices. Including the charge generation and recombination, transport, and the trapping charges in the dielectric. The charge separation technique and a brief introduction to Technology Computer-Aided Design (TCAD) are also mentioned in the chapter. There is also a section discussing the basics of electron holography in Chapter 2.

Chapter 3 describes the experimental methods, including fabrication processes of MOS and MNOS devices at the ASU cleaning room for the TID study, and TID experiment setup. It also mentioned the analysis method used in this thesis to study the TID effect on MOS and MNOS capacitors, including performing the C-V measurements and electron holography observations.

Chapter 4 presents and analyzes the results of the electrical measurements, mainly focused on the C-V curve shifts due to the TID effect. An increase in capacitance at inversion is also studied in Chapter 4.

Chapter 5 discusses the charge measured in the pre- and post-irradiated oxide films by holography. Also, TCAD simulations are performed to extract the total amount of charges built up in the irradiated oxide layer to quantify the TID effect.

Chapter 6 summarizes the work and draws conclusions and presents directions for future research.

CHAPTER 2

BACKGROUND

2.1 Total Ionizing Dose Effect

Long-term exposure to ionizing radiation can cause gradual degradation of MOS device performance. The cumulative damage caused by ionizing particles or high-energy photons is called Total Ionizing Dose (TID). The basic radiation-induced processes for TID in SiO₂ are: 1) electron-hole pair generation, 2) prompt recombination of a fraction of carriers, 3) transport of carriers, 4a) trapping of carriers, mostly holes near the Si/SiO₂ interface as shown in Figure 2.1, and 4b) de-passivation of dangling bonds by reactions involving holes and hydrogen [16]. When MOS capacitors are exposed to ionizing radiation, electron and hole pairs (ehps) are created by the interaction of radiation with the atoms in the oxide. The ionization damage is initiated when the ehps are generated by the energy deposited. The density of ehps is proportional to the energy absorbed [17]. A fraction of the generated carriers that transport towards the Si substrate will be trapped in defect precursors. Generally, most of the carriers that get trapped are holes, thus net trapped positive charges buildup near the Si-SiO₂ interface.




Figure 2.1 Schematic of Radiation Induce Processes with Band Diagram of MOS Capacitor Under Positive Gate Bias [2].

Figure 2.1 plots the MOS band diagram under positive bias. Carrier generation and recombination process happen in picosecond time scales. The fraction of electrons and holes undergoing recombination depends on the electric field and radiation source. The remaining electrons escaping for recombination will move toward the gate in picoseconds due to their higher mobility in the oxide layer than holes. The holes move toward the Si/SiO₂ interface by polaron hopping through the defects and shallow traps present in the oxide film. Under positive bias applied to the gate, or for these devices due to the metal to semiconductor work function difference, when 0V bias is applied, the positive electric field will drive more holes towards the Si-SiO₂ interface. Near the interface, some fraction of holes falls in the deep trapping site, forming fixed positive charges (N_{ot}), which cause the negative voltage shift in C-V characteristics. Fixed trapped charge in the oxide will cause

shifts in the C-V curves. Some holes transported in the SiO₂ will release hydrogen ions through molecular interactions. Subsequent hydrogen ions that transport to the Si-SiO₂ interface will de-passivate silicon dangling bonds leading to the formation of the interface trap (N_{IT}) with energy levels located in the silicon bandgap. The occupancy of interface traps is dependent on the Fermi level at the interface, leading, as well, to C-V curve shifts and also a reduction in the slope of the capacitance transition from the accumulation to inversion capacitance. In this thesis, we will only consider the mechanisms of N_{OT} generation (i.e., not N_{IT}) and subsequent effects.

2.1.1 Generation and Recombination

The oxide layer in MOS structures is highly sensitive to ionizing radiation. When either photons or other ionizing particles, such as protons or electrons, interact with solid materials with enough energy, the energy deposited creates electron/hole pairs in the oxide [2], [17]. The average energy to create a single electron-hole pair is around 18 eV in SiO₂ [2]. The mechanism of carrier generation depends on the type of particles. This study primarily focused on photon-induced ionization. Ionizing radiation from high-energy photons can interact with target atoms through three different mechanisms: 1) photoelectric effect, 2) Thomson and Compton scattering, and 3) pair production shown in Figure 2.2. The photoelectric effect involves a low-energy photon interaction with the entire atomic electron cloud and knocks the inner core electrons, called photoelectrons. Photoelectrons produced by the primary photon are the primary products that generate ehps [20]. Thomson and Compton scattering involves higher energy of photons interacting with the target material and emitting a Compton electron and a photon with less energy to help

in e-h pair creation [20]. Pair production happens with high energy of photons interacting with the target materials and thus is able to create ehps [16,20]. In this study, a Co-60 γ source is used which emits photons around the energy of 1.25 MeV, where the main mechanism for carrier generation mechanism in target materials is Thomson and Compton scattering.




Figure 2.2 The Relationship Between Photon Energy and the Probability of Carrier Generating Mechanism Occurs [20].

After electron/hole pairs (ehps) are generated in the oxide layer due to ionizing radiation, some carriers recombine in a very short time period, typically in pico-seconds. The fraction of ehps that escape the initial recombination process, divided by the total number of ehps generated, is referred to as the charge yield. The fraction of holes that escape recombination depends on factors such as the energy of the radiation source and the strength of the electric field applied, as depicted in Figure 2.3. Highly ionizing particles such as α particles exhibit more prompt recombination compared to Co-60 photons.

Moreover, the recombination of ehps is a function of the electric field in the materials. A higher applied field reduces recombination since most of the ehps are separated before the recombination process occurs [19]. A fraction of the surviving holes may fall into deep traps near Si/SiO₂ interface after hopping transport into the oxide leading to the oxide-trapped charges buildup.




Figure 2.3 Fractional of Unrecombined Holes as A Function of Field with Different Radiation Sources [2].

2.1.2 Oxide Trapped Charge (N_{OT})

After irradiation, the oxide layer near Si/SiO₂ accumulates net positive trapped charges (N_{OT}). Holes typically get trapped in E' centers. There are two kinds of E' centers, E'_γ and E'_δ, which play an important role in the charge trapping near the interface of Si/SiO₂. The formation E'_γ center is due to the single oxide vacancy as shown in Figure 2.4 [21,22]. Two Si atoms are connected by a strained Si-Si bond, and each is backed bonded to three

oxygen atoms. When the devices are irradiated, the weak Si-Si bond is broken by capturing a hole causing an asymmetrical relaxation. The hole is localized at one of the Si atoms while the other threefold coordinate Si atom contains an unpaired electron. With the E'_δ center, an unpaired electron is shared by two Si atoms, and the Si-Si bond symmetrically relaxes upon capturing the hole [23], as shown in Figure 2.5.




Figure 2.4 Formation of E' center in Amorphous SiO_2 [21].




Figure 2.5 Schematic Showing the Formation of E'_δ center [23]. a. Shows the strained Si-Si bond
b.
Shows the relaxed E'_δ center.

Both E' centers can exchange the charge with the adjacent Si layer via capture or emit carriers from the Si layer. The ability to communicate with the Si layer depends on their distance from the Si/SiO₂ interface. Defects that are located within 3nm of the Si/SiO₂

can exchange charges within a second via tunneling, and are called border traps, as shown in Figure 2.6. Those that are sited greater than 3nm from the interface have relatively slow charge exchange time (greater than 1 sec) and are treated as fixed positive oxide charges which make the C-V curves shift to the left [24,25].




Figure 2.6 The Location and Electrical Response of Trapped Charges in the MOS Capacitors [24].

2.1.3 Charge Separation Technology

To investigate the effect of N_{OT} buildup on MOS transistors using C-V measurements, it is necessary to quantify the buildup of oxide trap charges in the oxide film which causes the shift of the C-V curves after irradiation. The mid-gap charge separation technique allows us to calculate the density of the oxide trap charges buildup after irradiation by observing the shift of the C-V curve produced by these trap charges, as shown in Figure 2.7. When a gate voltage is applied to a MOS device and biased at a

specific depleting voltage, the shift of the C-V curve is solely due to the N_{OT} buildup [26]. This voltage is known as mid-gap voltage (V_{MG}). Therefore, the relationship between the shift of the V_{MG} and the voltage shift caused by N_{OT} can be expressed as [26],

$$\Delta V_{OT} = \Delta V_{MG} \quad (2.1)$$

where V_{OT} is the shift caused by the increase of N_{OT} . The density of the N_{OT} can be calculated as,

$$\Delta N_{OT} = -C_{OX} * \frac{V_{OT}}{q} \quad (2.2)$$

where C_{OX} is the oxide capacitance per unit area.




Figure 2.7 Schematic Illustration of Mid-Gap Charge Separation Technique.

2.1.4 Technology Computer-Aided Design (TCAD)

TCAD simulation is a powerful tool used in the semiconductor industry to model and analyze the behavior of electronic devices. In this work, TCAD simulation is

performed with one of the commercial Silvaco TCAD software tools, Atlas, to analyze the TID effect in MOS devices. Atlas provides general capabilities for physics-based 2D and 3D simulation of semiconductor devices. The inputs and outputs of the Atlas are shown in Figure 2.8. By defining the physical structure to be simulated and the device models to be used, it is able to specify the device simulation problems [27]. The physical structure could be created in the simulator by a CAD tool, DEVEDIT [28]. In order to have accurate simulation results, it is required to create a fine grid at the critical area of the structure. Atlas also provides many physical models, such as the impact ionization model [29], for us to study the physical behavior of a device due to the TID effect. One of the outputs from Atlas is the log file, which allows us to store the capacitance and voltage data. The structure file is another output from Atlas, which allows us to study the band diagram and charge distribution for the devices in this study.




Figure 2.8 Inputs and Outputs of Atlas. [Source: Maria Concetta Allia]

2.2 Off-Axis Electron Holography

Off-axis electron holography is a powerful technique for characterizing electrostatic and electromagnetic fields with sub-nanometer resolution in the transmission electron microscope (TEM), by analyzing the phase shift of the electron wave deduced from the reconstructed electron hologram [30]. Rather than recording only the intensity information in the conventional TEM image, electron holography enables access to both the phase shift and the amplitude of the aberrated electron wave after it has traveled through the sample [31]. Although the concept is originally proposed by Gabor in 1949, it was not until the advent of the field emission gun (FEG), which provided a stable, coherent electron source, that the technique was successfully implemented in the TEM. The basic electron holography set-up in the TEM we use in this thesis is shown in Figure 2.9, and the functions of each of its key parts will be discussed in the following section.




Figure 2.9 Schematic Illustration of the Set-Up in TEM for Off-Axis Electron Holography [31].

This geometry allows the electrons which have passed through the sample (sample wave) to be overlaid with electrons which have only passed through vacuum (reference wave).

2.2.1 Hologram formation

In order to form a hologram, it is required to equip the microscope with a field emission gun which will provide a steady and spatially coherent electron source. Since the resolution and linearity of the inference pattern is important the hologram must be recorded with a CCD or direct electron camera [12], [13]. Figure 2.10 shows the effect of limited spatial coherence on hologram images, where electrons emitted from two different positions separated by distance Δu and form two inference patterns at different positions with a Δx lateral shift [13].




Figure 2.10 Illustration of the Effect of Limited Coherent Electron Source on Electron Hologram [13].

An electrostatic biprism located below the sample deflects both reference wave and objective wave together to form a hologram pattern that appears as interference fringes in the TEM image. To achieve greater resolution, it is desirable to maximize the width of the

interference pattern and minimize the spacing of the fringes by either applying a larger positive voltage to the biprism or reducing the radius of the biprism [12]. By increasing the positive potential applied to biprism, a larger space is created between two sources S1, and S2, and thus increases the interference region, W , with a larger deflection angle, α , shown in Figure 2.3. The relationship between the size of biprism (R) and interference width (W) could be expressed in Eq. 2.3 [32],

$$W = 2 \left| \frac{a+b}{a} \right| \left(\alpha \frac{ab}{a+b} - R \right) \quad (2.3)$$

where a and b are the distance between the source, biprism, and hologram as shown in Figure 2.11, and α is the deflection angle of the source.




Figure 2.11 Schematic Diagram Illustrating the Role of the Biprism in Generating the Hologram [12].

The phase shift of an electron wave passed through the sample relative to the reference wave that has passed through the vacuum, is given in one dimension by equation 2.4 [30], [32],

$$\phi(x) = C_E \int V(x, z) dz - \frac{e}{\hbar} \iint B_{\perp}(x, z) dx dz \quad (2.4)$$

where z is the incident electron beam direction, x is a direction in the plane of the specimen, V is the mean inner potential (MIP) and the potential from electrostatic fields, B_{\perp} is the component of magnetic induction perpendicular to the x and z , and C_E is the interaction action which depends on the energy of incident electron beam. Assuming that the sample thickness is uniform, neither V nor B varies with z within the sample thickness t . If one makes an assumption that any electric or magnetic fringing fields outside the sample can be neglected, a simplified expression for the relative phase change from Eq. 2.4 can be expressed as,

$$\phi(x) = C_E V(v) t(x) - \frac{e}{\hbar} \int B_{\perp}(x) t(x) dx \quad (2.5)$$

For the non-magnetic materials discussed in this thesis, the second term in Eq. 2.3 is zero. Differentiation from Eq. 2.5 with respect to x lead to an expression of phase gradient,

$$\frac{d\phi(x)}{dx} = C_E \frac{d}{dx} [V(v) t(x)] - \frac{e}{\hbar} B_{\perp}(x) t(x) \quad (2.6)$$

Both Eq. 2.5 and 2.6 are fundamental to the measurement and quantification of electric and magnetic fields using electron holography for phase imaging, as illustrated in Figure 2.12.




Figure 2.12 Schematic Illustration of the Origin of the Phase Shift to Quantify Electrostatic and Magnetic Potential [35].

In addition to FEG and biprism, a charge-coupled-device (CCD) camera is required in order to quantitatively analyze the electron phase shift. It allows holograms to be recorded by electron detectors that have linear output over a large dynamic range [33]. After the hologram was digitally recorded by a CCD camera, it was fed into the computer for phase reconstruction. The process of phase reconstruction to obtain amplitude and phase information in the hologram is shown in Figure 2.13 and will be discussed in the following section.




Figure 2.13 Schematic Illustration of the Phase Reconstruction Process [12].

2.2.2 Phase Reconstruction and Mapping

The electron wave from the hologram is restored as a numerical wave in the computer. The most common method for reconstructing the image wave is through the Fast Fourier transform (FFT) of the hologram, which creates a centerband and two sidebands. A centerband represents the diffractogram of a conventional electron micrograph, whereas sidebands correspond to the complex diffraction pattern which contains the information about the image phase that we need [13]. In order to eliminate the distortion-induced phase modulation during the reconstruction process caused by illumination, charging biprism, and CCD camera, another image from the vacuum was taken with the same parameters as the object hologram. This vacuum hologram serves as the reference hologram for the correction of the distortion-induced phase modulations. One of the sidebands from both the reference and sample FFTs is cut and moved to the center. After applying an inverse Fast Fourier transformation (IFFT), the information on the amplitude and phase can be

retrieved separately from the real and imaginary parts of the complex image. To achieve the distortion correction the IFFT of the object hologram is divided by the IFFT of the reference hologram, the wave transfer function of the complex image after IFFT is then given by [34],

$$ima(\vec{r}) = VA(\vec{r})e^{i\phi(\vec{r})}, \quad (2.7)$$

where V is the contrast of the fringe, $A(\vec{r})$ represents the amplitude image and $\phi(\vec{r})$ represents the phase image. The phase information from the complex image could be extracted with the following expression [34],

$$\phi(x, y) = \tan^{-1} \left[\frac{Im[ima]}{Re[ima]} \right], \quad (2.8)$$

where $Im[ima]$ and $Re[ima]$ are the imaginary and the real parts of the wave function, respectively. For phase images where the phase shifts are more than 2π due to the arctangent relationship between the imaginary and real wavefunction shown in Eq. 2.8, the phase is unwrapped with custom software. Using computer software, the reconstructed phase images can be expressed in the pseudo-color mode. Each color is cycled around 2π phase shift or arbitrary amounts if the phase is unwrapped.

CHAPTER 3

EXPERIMENT SETUP

In order to study the total ionizing dose effect in the MOS and MNOS devices, samples were fabricated at the ASU class 100 cleaning room. To conduct TID experiments, samples were packaged and exposed to radiation at the Gamma cell 220 irradiator facility at Arizona State University to reach a dose level of 500 krad. Capacitance-voltage (C-V) characteristics of the MOSCAP and MNOSCAP samples were measured after each dose step to measure the mid-gap voltage (V_{MG}) caused by TID. To map the charge distribution across the oxide layer of MOSCAPs, accurate measurements of electrostatic potentials by off-axis electron holography (EH) were carried out. Finally, charge distribution was extracted by performing 2D device simulations (TCAD) to match the potential profile for pre-and post-irradiated samples.

3.1 Sample Fabrication

Both MOSCAPs and MNOSCAPs were fabricated at ASU NanoFab, a class 100 cleaning room, on a 4-inch, thickness of 525 μm , P-type dope with Boron, and resistivity between 1 to 100. The structure for MOSCAP and MNOSCAP is illustrated in Figure 3.1.




Figure 3.1 Schematic Structure of MOS (left) /MNOS (right) Capacitor.

All the wafers were cleaned by RCA to remove the native oxide and contaminations on the surface. Next, a layer of silicon dioxide was grown using the dry oxidation for MOSCAP, and a layer of Si_3N_4 was deposited on top of silicon dioxide using low-pressure chemical deposition (LPCVD) for the MNOSCAP samples. Soft baking was performed at 100°C for 5 mins to remove the moisture prior to the photolithography process. The process of photolithography is illustrated in Figure 3.2 Steps 1 to 3. A layer of lift-off resist (LOR) and a layer of positive photoresist (AZ4330) was coated on the top of the dielectric layer for 30 sec at 3500 rpm spin speed during the photolithography process. Samples were exposed under the light with a wavelength between 350 nm to 450 nm for 20 seconds. During exposure, a sheet of mylar mask, with patterns of different sizes and shapes, was covered on the top of the sample to define the gate area of the capacitors. Samples were developed with MIF 300 developer for 90 seconds to dissolve the photoresist that was exposed to the light directly. The chemical properties of AZ4330 will be changed after


exposed to light with a wavelength between 350nm and 450nm. Therefore, only the area that was exposed to the light could be dissolved with MIF 300 developer.

1. Coating




2. Exposure


Light Source λ : 350 nm~450 nm



3. Development



4. Thin film deposition



5. PG remover lift-off




Figure 3.2 Schematic Illustration of Fabrication Process to Define Different Sizes of Gate Area.

A layer of aluminum of 150 nm was deposited on both sides of the sample using a Lesker e-beam evaporation tool as shown in Figure 3.2 Step 4. Aluminum was deposited

on the front side of the sample for the gate electrode and backside to form the p-silicon substrate contact. After the metal was deposited, the PG remover lift-off was performed to dissolve LOR, therefore, removing the aluminum that was not deposited on the patterns, as shown in Figure 3.2 Step 5. PG remover was heated to 80 °C for two hours. With the help of LOR, by forming an undercut during the development process, a clean aluminum lift-off could be expected. At the last step of the fabrication process, rapid thermal annealing (RTA) at 380 °C for 2 minutes was performed in a forming gas environment to reduce the density of oxide charge (N_{OT}) and interface states (N_{IT}) in the samples.

To match the same equivalent oxide (SiO_2) thickness (EOT), the thickness of the Nitride- SiO_2 stack should be thicker than the oxide-only sample to get the same capacitance. This is because the permittivity of Si_3N_4 (7.5F/cm) is higher than that of SiO_2 (3.9F/cm). The equivalent oxide (SiO_2) thickness (EOT) for a given nitride thickness is given by,

$$T_{eq,oxide} = T_{nitride} * \frac{\epsilon_{oxide}}{\epsilon_{nitride}}, \quad (3.1)$$

where $T_{eq,oxide}$ is the equivalent SiO_2 thickness with the given Si_3N_4 thickness, $T_{nitride}$ is the Si_3N_4 thickness, ϵ_{oxide} is the permittivity for SiO_2 , and $\epsilon_{nitride}$ is the permittivity for Si_3N_4 . The EOT for the SiO_2 - Si_3N_4 stack is given by,

$$Total_{eq,oxide} = T_{eq,oxide} + T_{oxide}. \quad (3.2)$$

In this thesis, two different kinds of devices were fabricated and tested shown in Fig.3.1. Both of these devices have the same total EOT, which is 100 nm.

3.2 TID experiment setup

Radiation testing for all samples was performed at Arizona State University, using Gamma Cell 220 irradiator facility [By Dr. Keith Holbert]. Samples were exposed to Cobalt-60 gamma rays at a dose rate of 178 (rads/min) [SiO₂] until reaching a dose level of 500 krad at room temperature. During the radiation experiment, a 10 V gate bias was applied at the gate. Capacitors were diced and packaged into the dual in-line package to enable the application of gate bias during radiation. Each package contained eight dies and all of them were wire bonded to different pins. Packages for testing and a plane view of dies are shown in Figure. 3.3.




Figure 3.3 Packaged Device and Plane View of the Die.

3.3 Analysis Methods

The total ionizing dose effects in MOS and MNOS devices are studied through both electric and material analysis. CV measurements were performed to study the shift CV

curves after irradiation and electron holography and TCAD stimulation was performed to map the charge distribution across the pre-and post-irradiated oxide layer.

3.3.1 Capacitance-Voltage Measurements

In this study, we mainly focused on the shift of the mid-gap voltage (V_{MG}) caused by the TID effect. High-frequency capacitance-voltage (CV) characteristics at 1 MHz were carried out prior to irradiation and at dose steps of 50 krad, 100 krad, 250 krad, and 500 krad using an Agilent 4284A LCR meter and MDC software to collect the data, as shown in Figure 3.4, at room temperature under atmospheric pressure.




Figure 3.4 Capacitance-Voltage Measurements Setup.

3.3.2 Electron Holography Setup

In order to study the charges buildup in the oxide layer after irradiation, electron holography imaging was performed at ASU [by Dr. Martha McCartney]. The hologram was taken with the FEI Titan TEM equipped with a field emission gun, a biprism, and a

CCD camera at ASU Eyring Materials Center shown in Figure 3.5. To obtain accurate measurements of electrostatic potentials for the MOSCAPs using off-axis electron holography, sample preparation plays an important role. The sample needs to be prepared with uniform thickness to improve the accuracy of the interpretation of the reconstructed phase image. TCAD stimulation was performed to extract the charge density and distribution across the oxide film. Focused-ion-beam (FIB) milling was first performed to thin cross-sections of the samples. Before the milling process, the sample was deposited with platinum and carbon on top of the sample, as shown in Figure 3.6. Such cross-sectioning is essential when the device region or feature of interest is located below the sample surface. Furthermore, to prevent the sample from charging by induced electron beam emission of secondary electrons, the sample was coated with a layer of carbon before performing the electron holography (EH) study.




Figure 3.5 Electron Holography Setup for Titan TEM [11].




Figure 3.6 Cross-section of the MOS Sample before FIB Milling with Pt and C Deposited on Top of the Sample.

CHAPTER 4

RESULT AND DISCUSSION FOR ELECTRICAL CHARACTERIZATION

The work reported in this thesis can be divided into two main parts. The first part reports on the electrical characterization of TID effects focused on the shift of C-V curves for both MOSCAP and MNOSCAP devices. Shifts are observed in the CV curve after irradiation as expected. The second part reports on off-axis electron holography characterization and computer modeling will be discussed in the next chapter.

4.1 TID Experimental Result

4.1.1 Capacitance-Voltage measurements

Figure 4.1 and Figure 4.2 shows the normalized C-V curves for the MOSCAP and MNOSCAP samples with 0V and 10V bias during irradiation at different dose levels. The sample irradiated with 0V bias was reported previously in [36], [37]. The lines in different colors represent the CV measurements at each dose level. The TID response of the oxide-only sample shows a significant shift in the CV curve, to the left. Applying a 10 V bias during irradiation creates an even larger shift in the same direction. Moreover, the capacitance at the inversion region ($+V_{gs}$) increases for the condition with a 10 V bias. This increase did not show up for the 0V bias condition. The increase, discussed in section 4.1.3 below, may be due to the buildup of at or near interface traps that exchange charge with the underlying silicon when the surface is in inversion. Concerning the TID effects observed on nitride-oxide stack devices, with 0V bias, there is a negligible shift in the C-V curve. However, with a 10V bias during irradiation, the C-V curve shows a shift to the right. In addition, the capacitance at the inversion decreases as TID increases. At 500 krad,

the capacitance at the inversion reaches the theoretical minimum. The reasons for this reduction will also be discussed in section 4.1.3.




Figure 4.7 Schematic Structure of MOS (left) /MNOS (right) Capacitor.




Figure 4.8 C-V Characteristics of MNOSCAPs for Different Dose Levels and Bias Conditions.

Figure 4.3 shows the voltage shift at the capacitance of 40 pF for MOSCAPs and MNOSCAPs with different bias conditions during irradiation. The data shows that the nitride layer provides better tolerance to the TID effect, resulting in less voltage shift. Moreover, with a 10 V bias applied for both oxide and oxide-nitride samples during

irradiation, there is a larger voltage shift compared with 0 V bias. For the case of oxide only samples, the total negative shift for a 0 V bias is around 9V, and it is around 37 V shift for a 10V bias condition. For the case of oxide-nitride stack samples, the total positive shift for the 10 V bias condition is around 6.5 V. Interestingly, the voltage shifts are in different directions for the two different samples. The oxide-only capacitor experiences a negative shift, whereas the oxide-nitride stack capacitor has a positive shift with positive bias during radiation testing. In the following two sections, the TID behavior of the capacitors will be discussed. TCAD simulations and off-axis electron holography are performed to support the discussion.




Figure 4.9 Voltage Shift for 100nm MOS and 30nm/135nm MNOS at C=40pF for 0V and 10V Gate Bias During Irradiation.

4.1.2 Effect of Trapped Charges (N_{OT})

When capacitors are exposed, electron-hole pairs will be induced into both oxide and nitride layers. Using the mid-gap voltage technique [26], the densities of N_{OT} created during irradiation can be extracted for each dose level. The schematic charge distribution

across the oxide layer after irradiation for both 0V and 10V bias conditions is shown in Figure 4.4. For the oxide only samples, net positive charges are trapped at the oxide layer for both 0 V and 10 V bias conditions. Electrons generated by the ionization of SiO₂ in the oxide layer will move toward the metal due to the presents of intrinsic and applied fields. On the other hand, holes generated in the oxide transport much slower than electrons through the oxide film, and toward the Si interface [36]. Due to the work function difference and applied voltage in the case of the 10V bias, the electric field points toward the Si substrate. Thus, positively charged holes move toward the Si. Near the Si/SiO₂ interface, a fraction of the holes is trapped at defect precursors, mostly likely oxygen vacancies [22]. Thus, fixed trapped charges near the Si/SiO₂ interface are positive after irradiation for MOS devices. The positive N_{OT} buildup causes the voltage shift of the C-V curve negatively. This is consistent with what we observed in Figure 4.1, showing negative shifts in the C-V curve for 100 nm MOS capacitors after radiation testing.




Figure 4.10 Schematic Illustration of Charge Distribution Across Irradiated Oxide Film for MOSCAPs Under 0V and 10V Bias Condition.

Compared with the 0V bias condition, there are more holes trapped in the oxide with the 10V bias condition shown in Fig. 4.5, which is not surprising since the external field created by the positive bias enables holes to avoid recombination in the oxide film. In Figure 4.5, the orange line represents the 0V bias condition, and the blue line represents the 10V bias condition. The number of holes that are trapped in the oxide film is dependent on the applied field. For the metal-gate capacitors, hole density increases with the increase of the electric field.




Figure 4.11 N_{OT} for 100 nm MOSCAPs at Each Dose Steps for 0 V and 10 V Bias

Figure 4.6 shows the N_{OT} buildup at each dose step for MNOS samples for 0V and 10V gate bias conditions during irradiation. For the 0V bias, we hypothesize that due to the work function difference between the Si substrate (4.85V) and the Aluminum gate electrode (4.1V), there is little intrinsic electric field pointing toward the gate. Little concentration of electrons and holes were trapped in the oxide layer, causing a negligible shift of the C-V curve. For the 10 V gate bias condition, electrons generated in the oxide will move toward the oxide-nitride interface and get trapped [14]. The holes generated in the nitride move toward the oxide/nitride interface and get trapped due to the presence of hole trapping precursors [14]. Holes generated in the oxide will move toward the Si substrate and be trapped near the bulk Si or Si/SiO₂ interface. We hypothesize that more electrons than holes get trapped; thus, the net charge for the trapped is negative for the MNOSCAPs with positive gate bias applied. Figure 4.7 shows a proposed illustration of the energy band diagram of MNOSCAPs with the positive bias condition. The figure shows

the balance of trapped charges for radiation-induced electrons and holes. The black circles represent the holes, and the white circles represent the electrons.




Figure 4.12 Oxide Trap Buildup for MNOSCAP with 0V and 10V Bias Conditions.




Figure 4.13 Energy Band Diagram for MNOSCAPs Under Positive Bias Condition and Electrons and Holes Distribution.

4.1.3 Effect of Shallow Traps

In Figure 4.2, we can also observe the capacitance increase at inversion (+Vgs) for the MNOSCAPs. Capacitance at inversion did not reach the theoretical minimum shown in Figure 4.8.




Figure 4.14 Comparison Between Measured Cmin and Theoretical Cmin for MNOS Devices.

When the conduction band of Si is inverted, the increase of the capacitance could be caused by the high density of traps present in the upper part of the Si bandgap [38], a shallow trap. The capacitance due to traps charging (C_{IT}) will increase as the shallow trap density increase with function 4.1 [38],

$$C_{IT} = q * D_{IT}, \quad (4.1)$$

where D_{it} is the density of shallow traps. The additional C_{IT} was placed in parallel to the substrate capacity as shown in Figure 4.9. The total capacitance of the MNOS system, including the effect of shallow traps will be,

$$C_{total} = \frac{C_{ox}[C_s + C_{it}]}{C_{ox} + [C_s + C_{it}]} \quad (4.2)$$

C_{ox} is the oxide-nitride stack capacitance and C_s is the substrate capacitance formed across the maximum depletion width in silicon during inversion.




Figure 4.15 Schematic of Circuit Model Due to Additional Interface Traps Parallel to the Substrate Capacity for MNOS Devices.

The increase of the capacitance at the inversion region could be simulated with the TCAD. The MOS capacitor structure built in the TCAD represents the fabricated device with the same structure, same doping concentration, and metal type shown in Figure 4.10.



Figure 4.16 TCAD Structure for 135nm/30nm the MNOSCAP.

By adding acceptor-like interface traps at a discrete energy level near the conduction band with the Heiman model, the increase of capacitance at inversion could be observed [39], [40]. The Heiman model allows the electrons near the conduction band to fill the traps near the Si/ SiO₂ by tunneling mechanism when a high positive gate -source voltage was applied [41]. To match the data with TCAD simulation, a density of $8 \times 10^{13} \text{ cm}^{-2}$ spatially distributed acceptor-type interface traps was added to the interface of Si/SiO₂. Traps were located at the energy level of 0.01 eV below the conduction band energy. Figure 4.11 shows the terminology used to define the type of trap in TCAD.




Figure 4.17 The Definition of the Trap Energy Level of Acceptor Traps in Reference to Conduction Band [39].

The simulation results shown in Figure 4.12 are overlaid with the data from CV measurements. In Figure 4.12, the blue dash line represents the TCAD modeling result using the Heiman model, and the orange dots represent the measurement data. With the Heiman model, we are able to closely match between the data and simulation. Therefore, it can be said that the increase of the capacitance at the inversion for MNOS capacitors is caused by the high density of spatially distributed shallow interface traps at the oxide layer.




Figure 4.18 Pre-rad C-V Data for MNOSCAP and the Modeling Result with Heiman Model.

In Figure 4.2, it can be observed that the capacitance for the MNOSCAPs at inversion decreases with the increase of TID. This may be due to the decrease in shallow traps. The decrease in interface traps is the opposite of what is observed in the MOSCAPs, which shows that the increase in TID will lead to the buildup of shallow traps. This may be attributed to the de-passivation of Si dangling bonds at the interface [42], [43]. It should be noted that the probability of carrier capture and release is a function of the frequency of the CV measurement. Presumably at very high frequencies, i.e., above the standard 1MHz setting selected, there would be less of an increase in capacitance in inversion. This is because the voltage switching frequency would be much greater than the inverse time constant of carrier capture and emission.

CHAPTER 5

RESULT AND DISCUSSION OF ELECTRON HOLOGRAPHY

In this chapter, we report on off-axis electron holography characterization and computer modeling will be discussed in the next chapter. In the first part, traps built up in the oxide layer can be imaged by hologram. In the second part, the concentration of traps could be extracted through the use of TCAD simulation by matching the potential profile extracted from the electron holography.

5.1 Off-Axis Electron Holography Result

The off-axis electron holography technique uses a transmission electron microscope (TEM) to provide quantitative access to phase shifts experienced by an incident electron wavefront due to the interactions with the electrostatic and magnetic potentials with the sample. Electron holography was developed by Dr. Martha McCartney from ASU. In this study, measurements of electrostatic potential variation across the Si/SiO₂ for the pre-and post-irradiated devices were performed. A hologram is obtained by superimposing a reference wave on an object wave. This superimposition region is filled with interference fringes which contain both amplitude and phase information. Figure 5.1 (a) shows an example of a hologram obtained on the MOS capacitor. To eliminate the phase changes caused by the field emission gun (FEG) and charge-coupled device (CCD) camera, another hologram is recorded from the vacuum using the same conditions for the sample hologram, as shown in Figure 5.1 (b). The hologram is then digitally recorded by a CCD camera and a Fast Fourier Transformation (FFT) was carried out to produce a

central auto-correlation peak and two sidebands, shown in Figure 5.1 (c). One of the sidebands from Figure 5.1 (c) is extracted as both sidebands contain the same phase and amplitude information we need as shown in Figure 5.1 (d). The complex image was reconstructed by the Inverse Fast Fourier Transform (IFFT) of the sideband extracted. The IFFT was applied on both sidebands extracted from the FFT of the sample hologram and the FFT of the reference hologram. The resulting complex image was divided to subtract any phase shift caused by the biprism or the illumination. The phase image shown in Figure 5.1 (e) can be retrieved from the reconstructed complex image by Eq. 2.6, taking an arctangent of the imaginary and the real part of the complex image. The reconstructed phase image can be expressed in the pseudo-color mode by computer software as shown in Figure 4.14 (f). Each color cycle around 2π phase shifts due to the arctangent relationship in Eq 2.8. The constant of color across each layer indicates the evenness of thickness across the sample. The color of the metal gets brighter as it gets thicker.




Figure 5.19 Image Reconstruction Process from Hologram Images to Extract the Phase Image of Pre-Irradiated Si/SiO₂ MOSCAP Sample. Arrow in (F) Indicates the Direction of Analysis.

The relationship between the holographic phase shift (ϕ) and the electrostatic potential (V), assuming that the sample under consideration is not strongly diffracting, is given simply by [35]

$$\phi = C_E V t \quad (5.1)$$

where C_E is an interaction constant that depends on the energy of the incident electron beam, V is the electrostatic potential and t is the projected sample thickness. C_E has the value of 6.53 mrad/(V.nm) at a microscope accelerating voltage of 300 kV [35]. Figure 5.2 is the linear potential profile across the pre-irradiated sample extracted from the phase measurement.




Figure 5.20 Potential Profile Measured Across the Pre-Irradiated Sample.

The mean inner potential of the Si is 12 V [44], whereas the potential observed for Si here is 11 V. This difference may be due to uncertainty in the Si thickness profile. The

potential drop across the SiO₂ layer is observed to be 0.7 V across the ~100nm film. The expected voltage drop for Si/SiO₂ interface is ~2 V [44]. The observed drop is 2.6 V. According to Poisson's equation, we can find the relation between the electrostatic potential (V) and charge distribution ($\rho(x)$) shown in Eq. 5.2,

$$-\frac{d^2V}{dx^2} = \frac{\rho(x)}{K_s \epsilon_0} \quad (5.2)$$

where K_s is vacuum permittivity and ϵ_0 is the relative permittivity of materials.




Figure 5.21 Phase Image of Irradiated Si/SiO₂ the MOSCAP Sample. Arrow Indicates the Direction of Analysis.

Fig. 5.3 shows the reconstructed phase image of the irradiated sample and Fig. 5.4 plots the accompanying potential profile measured. By comparing Figs. 5.2 and 5.4, we observe that the potential drop across the SiO₂ layer has changed significantly after exposure. As will be discussed in the next section, the “flattening” of the potential indicates

that positive charges at Si/SiO₂ interface have increased, as expected, after TID. This correlates to results shown in the C-V data in Fig. 4.1 with 0V bias. Another interesting observation is the 2nd order reduction in the potential near the SiO₂/Metal interface. This is evidence of electron trapping on the metal side of the oxide film. This measure of trapped charge is mostly inaccessible in conventional I-V and C-V measurements due to its close proximity to the metal terminal relative to the semiconductor.




Figure 5.22 Potential Profile Measured Across the Irradiated Sample.

5.2 TCAD Device Stimulation

To validate these holography results 2D TCAD device simulations were performed on a MOSCAP structure representative of the fabricated device. This included matching the p-type Si doping concentration, oxide thickness, and metal type (Al) shown in Figure 5.5 (units μm). TCAD simulations were performed with Silvaco's Victory Device code [45].




Figure 5.23 TCAD Structure for the 100 nm MOS Capacitor.

Figure 5.6 plots the potential profile in the p-silicon and, most importantly, the SiO₂ layer, obtained from the simulation (orange line). In order to match the holography data (blue symbols), a uniform volumetric layer of net positive charge of density $3 \times 10^{18} \text{ cm}^{-3}$ was added extending the Si/SiO₂ interface to a 5nm depth within the oxide. The charge profile (units cm^{-3}) for the pre-irradiation simulation is plotted in Fig. 5.7 (blue line).




Figure 5.24 Overlay of Holography and TCAD Simulation Result of Pre-Irradiation 100nm MOSCAP Potential Profile.




Figure 5.25 Charge Distribution Across 100 nm SiO₂ Used in the TCAD Simulations for Pre- and Post- Irradiation MOSCAPs.

Additional TCAD simulations were performed to match the 450 krad [Si] irradiated sample's holography data. Figure 5.8 plots the potential profile from the post-rad simulations (orange line) along with the data (blue symbols). To obtain good matching, a uniform layer of positive charge, 5nm from the Si/SiO₂ interface was increased to 10¹⁹ cm⁻³. The increase in this near interface volumetric charge is consistent with the C-V results and causes the flattening of the potential in the oxide that was observed with holography. Additionally, the 2nd order reduction in the potential near the metal interface was fit by adding net negative volumetric charge uniformly within 5nm from the gate metal. The density of this negative charge was 4x10¹⁸ cm⁻³. The charge profile (units cm⁻³) for the post-irradiation simulation is included in Figure 5.7 (red line). The good matching between data and model provides evidence of the efficacy of the electron holography technique in providing, for the first time, a direct image of charge buildup in irradiated oxides. In the future, we would like to perform electron holography with MNOS devices to map the charge distribution and compare pre-and post-irradiated devices, to verify our hypothesis on the charge distribution across the oxide/nitride layer.




Figure 5.26 Potential Measurement and Modeling Across the Post-Rad Sample.

CHAPTER 6

CONCLUSIONS

This work presents test results and a new imaging methodology for total ionizing dose (TID) effects on Metal-Oxide-Semiconductor capacitor (MOSCAP) samples that use different dielectric stacks. All samples were fabricated in the ASU class 100 cleanroom and were exposed to ionizing radiation up to a target total dose of 500 krad [SiO₂] at the dose rate of 170 rad [SiO₂]/min using a Cobalt-60 source. Two different kinds of devices were fabricated: 1) a 100 nm SiO₂-only MOS capacitor (MOSCAP) and 2) a 30 nm SiO₂/135 nm Si₃N₄ stack MOS capacitor (MNOSCAP). The TID irradiations were performed with a positive bias applied at the gate terminal during exposure and at room temperature. To study the TID effect after irradiation, electric and materials analysis were performed. Capacitor-voltage (CV) measurements were performed at different dose steps to focus on the voltage shift caused by the total ionizing dose effect. Electron holography was performed to image the electrostatic potential across the MOS capacitors (MOSCAP) for pre- and post-irradiated samples of both types. A technology computer-aided design (TCAD) simulation was performed to analyze and validate the potential data from holography and also, to quantify charge distributions across the oxide layer prior to and after irradiation. The work reported here is the first time, electron holography analysis has been used to quantify the volume charge distribution in MOS dielectric films after irradiation. This is also the first time we are able to find the buildup of trapped electrons at the oxide film near the oxide/Al interface.

When the devices are exposed to ionizing radiation, electron-hole pairs are generated in the dielectric layer. For the oxide-only samples, the C-V curves shifted to the left after exposure (with a positive bias applied) because of the net positive charges trapped at the oxide layer. On the other hand, for nitride/oxide samples, the C-V curve shifted to the right due to the net negative charges trapped at the oxide layer. It was also observed that the C-V curve has less shift in voltage for MNOS than MOS devices after irradiation.

To quantify the number of charges induced after irradiation, charge separation techniques were performed. These techniques allow for the extraction of oxide trap concentrations (N_{OT}) across the oxide layer. When comparing the case of 0V bias and 10V bias during irradiation, after 500 krad [SiO₂], both MOS and MNOS devices showed higher N_{OT} concentration when 10 V bias was applied. This is because a positive external bias from the gate to the silicon substrate during irradiation reduces electron-hole recombination, which allows holes generated in the oxide to escape capture and transport toward the interface where they can get trapped. For the MNOS case, more free electrons in the oxide layer get trapped at the oxide/nitride interface when a 10 V bias is applied.

In order to prove the charge build up in the irradiated oxide layer for MOSCAPs, the charge distribution across the oxide layer was mapped using off-axis electron holography and this helped in observing the electrostatics potential across the MOSCAP samples. For the pre-irradiated samples, a potential drop at the Si/SiO₂ interface was noticed, which indicates the presence of positive charge buildup at the Si/SiO₂ interface. A minor increase in potential across the Si layer revealed that there are some positive

changes created during processing. Analysis of the post-irradiated samples shows a larger potential drop at the Si/SiO₂ interface. This indicates that there are further positive charges that buildup after the TID exposure. In addition, there is also a small non-linear change in potential observed at the SiO₂/Metal interface, which is likely due to the accumulation of negative charges. TCAD modeling was used to extract the density of charges accumulated near the SiO₂ / Si and SiO₂ / Metal interface by matching the simulation results to the potential data from holography. The increase of near-interface positive charges in post-rad samples is consistent with the C-V results and causes the flattening of the potential in the oxide that was observed with holography.

This study demonstrates our ability to directly image the charge accumulation in the oxide film of MOS devices after irradiation. Future research will involve electron holography with MNOS devices to map the charge distribution and compare pre- and post-irradiated devices, with the aim of verifying our hypothesis on the charge distribution across the dielectric layer. These findings allow us to prove there is less charge buildup in the dielectric compared to MOS devices and thus, have a better tolerance to the TID effect.

REFERENCES

- [1] C. Leroy and P. G. Rancoita, "Particle interaction and displacement damage in silicon devices operated in radiation environments," *Reports Prog. Phys.*, 2007.
- [2] T. P. Ma and P. V. Dressendorfer, *Ionizing Radiation Effects in MOS Devices and Circuits*, 1989.
- [3] F. B. McLean and T. R. Oldham, "Basic Mechanisms of Radiation Effects in Electronic Materials and Devices," *US Army Lab. Command*, 1987.
- [4] L. M. Terman, "An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes," *Solid-state Electronics*, vol. 5, no. 5, pp. 285-299, 1962.
- [5] P. V. Gray and D. M. Brown, "Density of SiO₂-Si Interface States," *Appl. Phys. Lett.*, vol. 8, no. 2, pp. 31-33, 1966/01/15 1966.
- [6] P. Winokur, J. Schwank, P. McWhorter, P. Dressendorfer, and D. Turpin, "Correlating the radiation response of MOS capacitors and transistors," *IEEE Transactions on Nuclear Science*, vol. 31, no. 6, pp. 1453-1460, 1984.
- [7] P. J. McWhorter and P. S. Winokur, "Simple technique for separating the effects of interface traps and trapped-oxide charge in metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 48, no. 2, pp. 133-135, 1986.
- [8] J. S. Brugler and P. G. A. Jespers, "Charge pumping in MOS devices," *IEEE Transactions on Electron Devices*, vol. 16, no. 3, pp. 297-302, 1969.
- [9] D. Fleetwood, R. Reber, and P. Winokur, "Effect of bias on thermally stimulated current (TSC) in irradiated MOS devices," *IEEE Transactions on Nuclear Science*, vol. 38, no. 6, pp. 1066-1077, 1991.
- [10] D. M. Fleetwood, "1/f noise and defects in microelectronic materials and devices," *IEEE Transactions on Nuclear Science*, vol. 62, no. 4, pp. 1462-1486, 2015.
- [11] M. R. McCartney, R. E. Dunin-Borkowski, and D. J. Smith, "Quantitative measurement of nanoscale electrostatic potentials and charges using off-axis electron holography: Developments and opportunities," *Ultramicroscopy*, vol. 203, pp. 105-118, 2019.
- [12] P. A. Midgley, "An introduction to off-axis electron holography," *Micron*, vol. 32, no. 2, pp. 167-184, Feb. 2001.
- [13] M. Lehmann and H. Lichte, "Tutorial on Off-Axis Electron Holography," *Microscopy and microanalysis*, vol. 8, no. 6, pp. 447-466, 2002.

- [14] K. Muthuseenu, H. J. Barnaby, A. Patadia, K. Holbert, and A. Privat, "Ionizing radiation tolerance of stacked Si₃N₄-SiO₂ gate insulators for power MOSFETs," *Microelectronics Reliability*, vol. 104, p. 113554, Jan. 2020.
- [15] V. A. K. Raparla, S. C. Lee, R. D. Schrimpf, D. M. Fleetwood, and K. F. Galloway, "A model of radiation effects in nitride-oxide films for power MOSFET applications," *Solid. State. Electron.*, vol. 47, no. 5, pp. 775–783, 2003.
- [16] T. R. Oldham, F. B. McLean, H. E. B. Jr, and J. M. McGarrity, "An overview of radiation-induced interface traps in MOS structures," *Semiconductor science and technology*, vol. 4, no. 12, pp. 986–999, 1989.
- [17] G. A. Ausman and F. B. McLean, "Electron–hole pair creation energy in SiO₂," *Appl. Phys. Lett.*, vol. 26, no. 4, pp. 173–175, Feb. 1975.
- [18] A. Holmes-Siedle and L. Adams, *Handbook of radiation effects*. United States: Oxford Univ Press, Inc, 1993.
- [19] T. R. Oldham and J. M. McGarrity, "Comparison of Co⁶⁰ Response and 10 KeV X-Ray Response in MOS Capacitors," *IEEE transactions on nuclear science*, vol. 30, no. 6, pp. 4377–4381, 1983.
- [20] C. Leroy, "Principles of radiation interaction in matter and detection," Singapore ; *World Scientific*, 2004.
- [21] T. R. Oldham, "Switching oxide traps," in *Radiation Effects and Soft Errors in Integrated Circuits and Electronic Devices*, R. D. Schrimpf and D. M. Fleetwood, Eds. Singapore: World Scientific, 2004.
- [22] S. T. Pantelides et al., "The E' center and oxygen vacancies in SiO₂," *Journal of Non-Crystalline Solids*, vol. 354, no. 2, pp. 217 – 223, Jan. 2008.
- [23] C. J. Nicklaw, Z.-Y. Lu, D. M. Fleetwood, R. D. Schrimpf, and S. T. Pantelides, "The structure, properties, and dynamics of oxygen vacancies in amorphous SiO₂," *IEEE transactions on nuclear science*, vol. 49, no. 6, pp. 2667–2673, 2002.
- [24] D. M. Fleetwood, "Fast and slow border traps in MOS devices," *IEEE transactions on nuclear science*, vol. 43, no. 3, pp. 779–786, 1996, doi: 10.1109/23.510713.
- [25] D. M. Fleetwood, "'Border traps' in MOS devices," *IEEE transactions on nuclear science*, vol. 39, no. 2, pp. 269–271, 1992, doi: 10.1109/23.277495.
- [26] P. J. McWhorter and P. S. Winokur, "Simple technique for separating the effects of interface traps and trapped-oxide charge in metal-oxide-semiconductor transistors," *Appl. Phys. Lett.*, vol. 48, no. 2, pp. 133–135, Jan. 1986.

- [27] C. K. Maiti, *Introducing Technology Computer-Aided Design (TCAD): Fundamentals, Simulations, and Applications*. CRC Press, 2017.
- [28] Silvaco Inc., *DevEdit User's Manual*, 2013.
- [29] Silvaco Inc., *ATLAS User's Manual*, 2013.
- [30] R. E. Dunin-Borkowski, M. R. McCartney, B. Kardynal, S. S. P. Parkin, M. R. Scheinfein, and D. J. Smith, "Off-axis electron holography of patterned magnetic nanostructures," *Journal of microscopy (Oxford)*, vol. 200, no. 3, pp. 187–205, 2000.
- [31] M. R. McCartney and D. J. Smith, "Electron Holography: Phase Imaging with Nanometer Resolution," *Annual review of materials research*, vol. 37, no. 1, pp. 729–767, 2007
- [32] G. F. Missiroli, G. Pozzi, and U. Valdre, "Electron interferometry and interference electron microscopy," *Journal of physics. E, Scientific instruments*, vol. 14, no. 6, pp. 649–671, 1981.
- [33] J. M. Zuo, "Electron detection characteristics of slow-scan CCD camera," *Ultramicroscopy*, vol. 66, no. 1, pp. 21–33, 1996.
- [34] H. Lichte et al., "Electron Holography: Applications to Materials Questions," *Annual review of materials research*, vol. 37, no. 1, pp. 539–588, 2007.
- [35] M. R. McCartney et al., "Quantitative phase imaging of nanoscale electrostatic and magnetic fields using off-axis electron holography," *Ultramicroscopy*, vol. 110, no. 5, pp. 375–382, 2010.
- [36] H. E. Boesch, F. B. McLean, J. M. McGarrity, and G. A. Ausman, "Role Transport and Charge Relaxation in Irradiated SiO₂ MOS Capacitors," *IEEE Trans. Nucl. Sci.*, vol. 22, no. 6, pp. 2163–2167, Dec. 1975.
- [37] D. M. Fleetwood, P. S. Winokur, L. C. Riewe, O. Flament, P. Paillet, and J. L. Leray, "The role of electron transport and trapping in MOS total-dose modeling," *IEEE Trans. Nucl. Sci.*, vol. 46, no. 6, pp. 1519–1525, 1999.
- [38] S. Hlali, N. Hizem, and A. Kalboussi, "High-k dielectric materials for the gate oxide of a MIS capacitor: effect of interface states on the C–V characteristics," *Journal of computational electronics*, vol. 15, no. 4, pp. 1340–1350, 2016.
- [39] I. Silvaco, *Atlas User's Manual*, no. 408. 2016.

- [40] F. P. Heiman and G. Warfield, "The effects of oxide traps on the MOS capacitance," *IEEE Trans. Electron Devices*, vol. 12, no. 4, pp. 167–178, Apr. 1965.
- [41] T. L. Tewksbury, H.-S. Lee, and G. A. Miller, "The effects of oxide traps on the large-signal transient response of analog MOS circuits," *IEEE J. Solid-State Circuits*, vol. 24, no. 2, pp. 542–544, Apr. 1989.
- [42] D. M. Fleetwood et al., "Effects of device aging on microelectronics radiation response and reliability," *Microelectronics Reliability*, vol. 47, no. 7, pp. 1075–1085, Jul. 2007.
- [43] J. A. Felix et al., "Interface trapping properties of nMOSFETs with Al₂O₃/SiO_xNy/Si (1 0 0) gate dielectric stacks after exposure to ionizing radiation," in *Microelectronic Engineering*, 2004.
- [44] J. Li, M. R. McCartney, and D. J. Smith, "Semiconductor dopant profiling by off-axis electron holography," *Ultramicroscopy*, vol. 94, no. 2, pp. 149–161, 2003.
- [45] I. Silvaco, *Victory Device User's Manual*, 2019.