Adhesion in a Copper-Ruthenium Multilayer Nano-scale Structure and the Use of a Miedema Plot to Select a Diffusion Barrier Metal for Copper Metallization

by

Srilakshmi Hosadurga Venkatesh

A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science

ARIZONA STATE UNIVERSITY

December 2010

Adhesion in a Copper-Ruthenium Multilayer Nano-scale Structure and the Use of a Miedema Plot to Select a Diffusion Barrier Metal for Copper Metallization

by

Srilakshmi Hosadurga Venkatesh

has been approved

September 2010

Graduate Supervisory Committee:

Terry L. Alford, Chair Stephen Krause David Theodore

ACCEPTED BY THE GRADUATE COLLEGE

ABSTRACT

Miedema's plot is used to select the Cu/metal barrier for Cu metallization. The Cu/metal barrier system selected should have positive heat of formation (H_f) so that there is no intermixing between the two layers. In this case, Ru is chosen as a potential candidate, and then the barrier properties of sputtered Cu/Ru thin films on thermally grown SiO₂ substrates are investigated by Rutherford backscattering spectrometry (RBS), X-ray diffractometry (XRD), and electrical resistivity measurement. The Cu/Ru/SiO₂ samples are analyzed prior to and after vacuum annealing at various temperatures of 400, 500, and 600 °C and at different interval of times of 0.5, 1 and 2 hrs for each temperature. Backscattering analysis indicate that both the copper and ruthenium thin films are thermally stable at high temperature of 600 °C, without any interdiffusion and chemical reaction between Cu and Ru thin films. No new phase formation is observed in any of the Cu/Ru/SiO₂ samples. The XRD data indicate no new phase formation in any of the annealed Cu/Ru/SiO₂ samples and confirmed excellent thermal stability of Cu on Ru layer. The electrical resistivity measurement indicated that the electrical resistivity value of the copper thin films annealed at 400, 500, and 600 °C is essentially constant and the copper films are thermally stable on Ru, no reaction occurs between copper films and Ru the layer. Cu/Ru/SiO₂ multilayered thin film samples have been shown to possess good mechanical strength and adhesion between the Cu and Ru layers compared to the Cu/SiO₂ thin film samples. The strength evaluation is carried out under static loading conditions such as nanoindentation testing. In this study, evaluation and comparison is done

based on the dynamic deformation behavior of Cu/Ru/SiO₂ and Cu/SiO₂ samples under scratch loading condition as a measure of tribological properties. Finally, the deformation behavior under static and dynamic loading conditions is understood using the scanning electron microscope (SEM) and the focused ionbeam imaging microscope (FIB) for topographical and cross-sectional imaging respectively.

DEDICATION

To my parents and husband

ACKNOWLEDGMENTS

I would like to thank Dr. Terry Alford my advisor and chair of my thesis defense committee for his support, assistance and guidance throughout my thesis work.

I express my gratitude to Dr. David Theodore and Prof. Stephen Krause for being in my committee, and taking the time and interest for evaluating my thesis work. I would like to thank Dr. Nikilesh Chawla for his support and help in my thesis work.

I thank Barry Wilkens, David Wright, Tim Karcher, and Gordon Tam for their assistance in the ASU Materials Preparation Facility. I would like to thank Dr. Danny Singh for his help with Mechanical testing on my samples. I would also like to thank Karthik Sivaramkrishnan and Anil Reddy for their technical support. I would also like to thank Aravinda Vanga for helping me with my research work.

I want to thank my family members for their unconditional support. I thank my parents, Mrs. Dakshayani and Mr. H. T. Venkatesh, my sister Chaya and my husband Narendra for always loving me and supporting me in both good and bad times of my life. Finally, I want to thank almighty God, whose presence and blessing made my life joyful.

This work was partially supported by National Science Foundation (L. Hess, Grant No. DMR-0602716) to whom the authors are greatly indebted. Research was sponsored by the Army Research Laboratory (ARL) and was accomplished under Cooperative Agreement No. W911NG-04-2-0005.

TABLE OF 0	CONTENTS
------------	----------

	Page
LIST OF T	ABLESix
LIST OF F	IGURES
CHAPTER	
1	INTRODUCTION 1
	A. Diffusion Barrier
	B. Electromigration
	C. Miedema's Plot
	D. Adhesion
	E. Overview7
	F. References
2	EXPERIMENT
	A. Sample Preparation
	B. Sheet Resistance
	C. X-ray Diffraction
	D. Rutherford Backscattering Spectrometry
	E. Dual beam Scanning Electron Microscopy (SEM) and Focused
	Ion Beam (FIB) analysis
	F. References
3	USE OF MIEDEMA PLOT TO SELECT DIFFUSION BARRIER
	METAL FOR COPPER METALLIZATION
	A. Introduction

Chapter			Page
		B. Experimental Details	25
		C. Results	27
		D. Discussion	34
		E. Conclusions	36
		F. References	37
2	4	ADHESION IN Cu/Ru/SiO ₂ /Si MULTILAYER NANO-SCALE	,
		STRUCTURE FOR COPPER METALLIZATION	39
		A. Introduction	39
		B. Experimental Details	42
		C. Results and Discussion	44
		D. Conclusion	58
		E. References	60
:	5	SUMMARY	62
		REFERENCES	64

LIST OF TABLES

Table		Page
3.1.	Resistivity measurement of all the samples by four-point probe	
	method	34

LIST OF FIGURES

Figure	Pag	ge
2.1.	Layout of atypical four-point probe setup. Measurements taken	
	had a probe spacing of 2 mm	13
2.2.	Schematic representation of X-ray diffractometer	15
2.3.	Schematic representation of Bragg-Brentano scan analysis	15
2.4.	Schematic of a typical Rutherford backscattering system. A	
	General Ionex 1.7 MV Tandetron accelerator was used for RBS	
	at ASU	18
3.1.	Heat of mixing of Cu and Ru as function of Cu composition	23
3.2.	The RBS spectra of as-deposited sample overlayed on a 600 $^{\circ}$ C	
	at 2 hr with an energy of 2 MeV and 7° tilt.	28
3.3.	The XRD plot of as-deposited, 400, 500, 600 °C annealed	
	sample	31
3.4.	The resistivity measurements for as-deposited, 400, 500, 600	33
3.5. (a)) Cu-Ru multilayers configuration of the initial state with	
	disordered interlayer between Cu and Ru, and (b) The state after	
	solid-state amorphization. Open circle symbols represent Cu and	
	filled triangles represent Ru.	37
4.1.	Schematic representation of scratch test	45
4.2.	The scratch test results for 600 $^{o}\mathrm{C}$ annealed at 2 hr Cu/Ru/SiO_2	
	sample (a) Edge forward	47

4.2.	The scratch test results for 600 $^{\rm o}C$ annealed at 2 hr Cu/Ru/SiO_2
	sample (b) Face forward conditions 48
4.3.	Scratch test analysis of as-processed Cu/Ru/SiO2 overlayed on
	Cu/SiO_2 thin film samples in face forward scratch condition
4.4.	Critical load and critical depth for $Cu/Ru/SiO_2$ and Cu/SiO_2 thin
	film samples in face forward scratching condition
4.5.	Post Scratch surface and cross section morphology of scratches
	in as-deposited Cu/Ru/SiO ₂ sample imaged using (a) SEM and,
	(b) FIB analysis respectively
4.6.	Scratch test analysis for 600 °C annealed Cu/Ru/SiO2 overlayed
	on Cu/SiO ₂ thin film samples in face-forward scratch condition 53
4.7.	Post Scratch surface and cross section morphology of scratches
	in 600 °C 2 hr annealed Cu/Ru/SiO ₂ sample imaged using (a)
	SEM and, (b) FIB analysis respectively 54
4.8.	Post Scratch surface and cross section morphology of scratches
	in 600 °C 0.5 hr annealed Cu/SiO ₂ sample imaged using (a) SEM
	and, (b) FIB analysis respectively 55
4.9.	Plot of elastic and plastic work done on the $\mbox{Cu/Ru/SiO}_2$ and
	Cu/SiO ₂ thin film samples
4.10.	Comparision of scratch resistance of Cu/Ru/SiO ₂ and Cu/SiO ₂
	samples in terms of scratch width and scratch penetration
	measured at scratch load of 10 mN

Chapter 1

INTRODUCTION

A. Diffusion Barrier

Recently the functionality and complexity of circuit components in integrated circuits have increased rapidly. The complex features have been achieved by reduction in the dimensions of both the devices and wiring [1]. This indicates scaling of interconnects. Interconnects are metal lines used to connect various devices on a semiconductor chip and the current flows through them. An ideal interconnect should have the least possible electrical and thermal resistance, adequate thermal stability preventing any phase change and reactivity to the substrate detrimental to the device, no diffusion into the substrate, minimal RC delay, no cross talk, high electromigration resistance, good wettability and adhesion to the substrate or underlying layers, low interfacial stress, compatibility with the process steps such as lithography and etching [2].

The need to reduce circuit delays resulted in the replacement of Al alloy with lower resistivity Cu. To achieve high speed and low power consumption, interconnects must be reliable because the decrease in cross-sectional area of the interconnect line and the increase in frequency cause the current density of interconnects to increase. Because electromigration failure is due to atomic diffusion caused by high electrical current density, the replacement of Al alloy with Cu was expected to enhance to electromigration resistance by the higher melting point of Cu compared to Al alloy, and thus higher activation energy for diffusion [3].

Current semiconductor technology demands the use of low-resistivity metal layers for integrated circuit conduction lines and contact structures. Penetration of metal layers in Si is, however, deleterious to device properties. For this reason there is an increasing interest in the use of thin conducting layers between Si and metals as diffusion barriers. Many studies have been concerned with preventing interaction between aluminum and silicon. Metallurgical differences in the stability of a barrier with aluminum, which is highly reactive, and copper, which is more noble, may be expected. Al often induces failure by reacting with the barrier layer, forming aluminides. Copper is quite mobile at elevated temperatures, and may penetrate through a barrier layer without reacting with it [4, 5].

Copper has attracted much attention in deep submicron multilevel interconnection applications because of its low bulk resistivity, excellent electromigration resistance. But, Cu diffuses fast in silicon as well as oxide, and forms Cu-Si compounds at temperatures as low as 200°C, resulting in degradation of device. Also, it has poor adhesion to dielectric and drifts through oxide under field acceleration. Therefore, a diffusion barrier between Cu and its underlying layers is necessary for Cu to be useful in silicon integrated circuit applications [6].

To overcome these difficulties of the metal interconnects, a diffusion barrier is often deposited between interconnect and the substrate. The characteristics of an ideal barrier include effectively prevents Cu diffusing into dielectrics and other adjacent materials, provide good adhesion to both Cu and dielectrics which is critical to resist delaminating during the subsequent processing and thermal stressing. Good adhesion can also help to improve copper electromigration resistance, inertness towards the metal and substrate, low electrical resistivity, thermal stability, and low interfacial stress to prevent delamination [2, 7].

In general practice, it is very difficult for any barrier layer to meet all the qualities of an ideal barrier. Hence, some of the criteria can be relaxed as long as the specific requirements of the final product can be reached safely. Various materials have been studied as a diffusion barrier between Cu and Si substrate, as well as Cu and dielectric layer. Refractory metals have been recognized as an attractive class of materials because of their high thermal stability and good electrical conductivity. Sputtering of nitride-based diffusion barriers, such as W-N, W-Ti, Ti-N, TaN, Ti-O-N, Ti-Si_x-N_y, Ru and more, to be used in Cu/barrier/Si and Cu/barrier/SiO₂, structures, has attracted extensive attention [8].

Ruthenium is selected as diffusion barrier for Cu metallization because Ru is an air-stable transition metal with a high melting point (2310°C) and is nearly twice as thermally and electrically conductive of 7.6 $\mu\Omega$ cm as Ta. Additionally, Ru shows negligible solubility in Cu even at 900°C, and based on the binary phase diagram, there are no intermetallic compounds between Cu and Ru. These properties of Ru show that Ru may be a good candidate for Cu glue layer and also for a Cu diffusion barrier layer [9].

B. Electromigration

The most important concern with interconnects in integrated circuits is electromigration. It contributes to the premature failure of the interconnect. Electromigration is the mass transport in a diffusion controlled process under electrical driving force. This electrical driving force consists of electrical wind force and direct field force. The electrical wind force is associated with the effect of momentum exchange between the moving electron and the ionic atoms when electric current is applied to a conductor. With high current density, the momentum transfer effects significantly and a noticeable mass transport is observed. Being positively ionized, ions also tend to move in the direction of electric field, while they move in the direction of momentum impulse. Hence, a balance between the two forces determines the movement of ions [10].

Selection of metallization is one of the moat important parameter for the control of electromigration. Various metals have different electromigration resistance because of the difference in microstructure, chemical nature, texture orientation, alloying behavior and interaction with ambient. In general, it has been investigated that higher electromigration resistance is achieved with bigger grain size [11].

C. Miedema's Plot

According, to Miedema the ambiguity in discussing binary phase diagrams is the relative importance of enthalpy and entropy dominated processes. Miedema overcomes this problem to a certain extent by examining only the signs of heat of formation (ΔH_f). If the ordered phase exists in an alloy system and persists to low temperature, then the ΔH_f is assumed to have negative sign. If no ordered phase exists and the solubility is not extensive (i.e., less than 10 at %), then ΔH_f is assumed to have positive sign [12]. Miedema reduces a vast, complex, phasediagram compilation to a data formed by binary set of signs. Miedema's scheme works exceptionally well in ascertaining the signs for ΔH_f . It is more effective for transition-transition metal systems and non-transition-transition metal system than for non-transition to non-transition metal system. This scheme is restricted in that it predicts only signs for heat of formation with a high degree of accuracy. Miedema's work prevents its direct application to solubility problems. Miedema's scheme fails to describe systems in which structural or covalent energies play a significant role [13].

D. Adhesion

Adhesion is an important thin film technology because the thin films are fragile and must be supported by substantial substrates and the degree to which the film can share the strength of the substrate depends upon the adhesion between the metal layer and the substrate. Adhesion is important in determining the durability of thin film devices and also, plays an important role in governing the kinetics of the growth and structure of the films, with the result that performance of thin films is dictated by adhesion forces. Film structure will be aggregated when the cohesion energy exceeds the energy of adhesion. This dependence of film integrity upon adhesion forces is important for performance of such films and has a basic scientific import. The durability and longevity of thin films are dependent upon their adhesion to the substrate since this determines the ease of removal [14].

Adhesion is the mechanical strength joining two different objects or materials. Adhesion is a fundamental requirement of most deposited film/substrate systems. In PVD technology, adhesion occurs on the atomic level between atoms and on the macroscopic level between the substrate surface and the deposited film. The apparent adhesion is usually measured by applying an external force to the thin film structure to a level that causes failure between the film and substrate, or in material near the interface. Scratch test is used to give a measure of the adhesion of a range of coatings/metal layer [14]. In this test a diamond stylus is drawn across the coated surface under an increasing load until some well-defined failure occurs at a load which is called the critical load, L_c. If this test is to be used to assess adhesion then this failure must occur as a result of coating detachment which is not always easy to identify. The types of failure which are often observed in the scratch test depend critically on the properties of both substrate and coating/metal layer. If the metal layer is very soft compared to the substrate, plastic deformation will occur within it and the scratch test critical load may be defined as the load at which the coating is scraped off exposing the substrate [15, 16]. It is not always easy to determine when this has occurred and quantification of the failure mode is difficult. For a hard coating on a softer substrate spallation and buckling failure modes result from interfacial detachment. But a range of other cracks and deformed regions can be observed. For hard coatings on hard substrates the chipping observed in the scratch test is almost identical to the lateral fracture observed in the scratch testing of bulk ceramics. This failure is occasionally observed to coincide with the coating-substrate interface but this is not always the case making the results of the test difficult to interpret. Thus if scratch testing is to be used for adhesion assessment only the spallation and buckling failure modes are really useful [16].

E. Overview

In this study Ru is selected as a diffusion barrier for the Cu/Metal barrier system using the Miedema plot. Here Cu/Ru system was selected because Ru shows negligible solid solubility with Cu even at 900 °C. This implies Cu/Ru system would be stable at conventional operation temperature as well as typical diffusion barrier evaluation temperature. Therefore here we restrict our temperature to 600 °C. Chapter 2 discusses the experimental setup that is employed during the investigation. Chapter 3 discusses the Ru as a potential diffusion barrier in Cu metallization. Backscattering analysis indicates that both the copper and ruthenium thin films are thermally stable at high temperature (600 ^oC) for 2 hr annealed without any interdiffusion and chemical reaction between Cu and Ru thin films. The XRD analysis indicates no new phase formation in any of the annealed Cu/Ru/SiO₂ samples. The XRD data also confirmed excellent thermal stability of Cu on Ru layer. The electrical resistivity measurements indicate that the electrical resistivity value of the copper thin films annealed is essentially constant and the copper thin films are thermally stable on Ru and no reaction occurs between copper films and Ru layers. Chapter 4 discusses Cu/Ru/SiO₂ multilayered thin film samples possess good mechanical strength and adhesion between the Cu and Ru layers compared to the Cu/SiO₂ thin film samples. The strength evaluation is carried out under static loading conditions such as nanoindetation testing. Then, we evaluate and compare the dynamic deformation behavior of Cu/Ru/SiO₂ and Cu/SiO₂ samples under scratch loading condition as a measure of tribological properties. The deformation behavior under static and dynamic loading conditions is understood using scanning electron microscope and focused ion-beam imaging microscope for topographical and cross-sectional imaging respectively.

F. Reference

- [1] H. Kim, T. Koseki, T. Ohba, T. Ohta, Y. Kojima, H. Sato, and Y. Shimogakia, *J. Electrochem. Soc.*, **152**, 594-600 (2005).
- [2] *Silicide Technology for Integrated Circuits*, edited by I. J. Chen (The Institution of Electrical Engineering., London, U. K., (2004).
- [3] R. Rosenberg, D. C. Edelstein, C.-K. Hu, and K. P. Rodbell, *Annu. Rev. Mater. Sci.*, **30**, 229 (2000).
- [4] M. M. Farahani, T. E. Turner, and J. J. Barnes, J. Electochem. Soc., 136, 1484 (1989).
- [5] S. E. Hornstrom, A. Charai, O. Thomas, L. K-Elbaum, P. M. Fryer, J. M. E. Harper, S. Gong, and A. Robertsson, *Surf. Interface Anal.* 14, 7 (1989).
- [6] C -W. Chen, J. S. Chen, and J -S Jeng, J. of Electrochem. Soc., 155, 1003-1008 (2008).
- [7] P. Singer, Semi. Internal., 25, 46 (2002).
- [8] Ph. D. Thesis, E. Misra, Arizona State University, U. S. A. (2004).
- [9] D. R. Lide, Handbook of Chemistry and Physics, 76, 172-173, (1995-1996).
- [10] *Electromigration and Electric Device Degradation*, Edited by A. Christou (John Wiley & Sons, Inc., (1994).
- [11] K. Wu, W. Baerg, and P. Jupiter, Appl. Phys. Lett. 58, 35, (1991).
- [12] A. R. Miedema, J. Less-Common Met., 32, 117, (1973).
- [13] J. R. Chelikowsky, *Physics Review B*, **19**, 2, (1979).
- [14] A. J. Perry, *Thin Solid Films*, **107**, 167, (1983).
- [15] S. J. Bull, Surf. Coat. Technol., 50, 25 (1991).
- [16] S. J. Bull, *Tribology Internal.*, **30**, 491498, (1997).

Chapter 2

EXPERIMENT

A. Sample Preparation

Thin films of copper were deposited on ruthenium using Magnetron sputtering technique. The sputtering technique used was an ion sputtering technique in an argon discharge tube. The phenomenon of sputtering takes place due to material erosion from a target (copper) on an atomic scale and the formation of a thin layer of the extracted material (copper) on a suitable substrate (ruthenium on SiO₂). The process is initiated in a glow discharge procedure in a vacuum chamber under the pressure-controlled gas flow. The Target erosion occurs due to the bombardment of energetic particles by reactive or non-reactive ions procedure in the discharge. Bilayer system consists of 200 nm Cu on 20 nm Ru. Compositions and thickness were verified by Rutherford Backscattering Spectrometry.

The furnace utilized for the anneals consisted of a quartz boat attached to a glass rod. The boat assembly was enclosed in A 19 mm Pyrex tube which was attached to a gas inlet on one end and a vacuum/glass outlet on the other. The entire system was close looped allowing the sample to be loaded and then vacuum was used to remove oxygen and other contaminants. The boat was transferred in and out of the furnace region by a circular magnet enclosed around the Pyrex tube.

To ensure removal of contaminants a three step procedure was used prior to annealing the samples. The first step consisted of a two minute evacuation followed by a two minute purge. Then, step one is repeated. The final step consisted of a five minute evacuation followed by a five minute purge.

The samples were annealed from 400-600 °C for 0.5, 1, and 2 hours. A 99.99% electronic grade Ar/H₂ (5%) forming gas was used for the anneals to minimize oxygen contaminants within the furnace. Annealing temperatures were chosen based on preliminary results which revealed a reaction at the SiO2/metal interface occurred at ~ 927 °C. During the actual annealing, the flow rate was monitored by an oil bubbler. The flow rate was calculated to be 1 litre per minute and was chosen to minimize the oxygen partial pressure in the furnace chamber.

B. Sheet resistance

Sheet resistance of the sample is measured using a typical in line fourpoint probe configuration as shown in fig. 2.1. In this method there are totally four probes. The spacing between the probes is 2 nm. Current passes through the outer probes in order to avoid contact resistance and the two inner probes sense the voltage and voltage drop between the two inner probes is measured. Each probe has probe resistance R_{p} , a probe contact resistance R_{cp} and a spreading resistance R_{sp} associated with it. However, these parasitic resistances can be neglected for the two voltage probes because the voltage is measured with high impedance voltmeter, which draws very little current. Thus the voltage drops across these parasitic resistances are insignificantly small. The voltage reading from the voltmeter is approximately equal to the voltage drop across the material sheet resistance. The sheet resistance is calculated from the measured values of the voltage and the current by dividing the voltage by the current and multiplying this by the correction factor which depends on the probe spacing, film thickness and the probe distance from the edge of the sample. The sheet resistance expressions can be expressed as follows:

$$R_s = (V/I) \times CF$$

Where CF = Correction factor

V/I = Reading from the monitor

- V = Voltage reading from the voltmeter
- I = Current that passes through two probes

The resistivity of the material is calculated by using the following expression:

$$\rho = R_{\rm s} \ge t$$

Where t = thickness of the material. This measurement was of particular interest to verify that the resistance of the alloy films after annealing was comparable to that of the as-deposited sample.




Figure 2.1: Layout of atypical four-point probe setup. Measurements taken at ASU had a probe spacing of 2 mm. Where S = spacing between the probes, and t = thickness of the sample.

C. X-ray Diffraction

X-ray diffraction analysis is a non destructive technique to obtain the crystallographic information and thus investigate the phrases formed in a solid sample. It reveals the lattice information from the near surface of the substance.

A crystal sets of parallel planes constituted by atoms. When monochromatic beam of X-rays of wavelength (λ) is directed towards the crystal at an angle (θ) to the atomic planes, diffraction occurs only when the distance traveled by the X-rays reflected from the successive planes differs by an integer number *n* of wavelengths. If *d* is the interplanar spacing, the path difference is twice the distance *d*sin θ . The Bragg's law which is the governing law for X-ray diffraction can be thus written as [1]:

$n\lambda = 2d\sin\theta$

Figure 2.2 shows the schematic of a typical X-ray diffractometer. In X-ray diffraction analysis, various analytical techniques can be applied to characterize a sample. A brief introduction of these techniques, which are being used, is provided below.

Bragg- Brentano Scan analysis is most commonly used in phase identification and stress analysis for crystalline materials, also known as (θ -2 θ geometry scan). In this technique, the incident and the diffracted beams from the planes parallel to the sample's surface satisfies Braggs Law simultaneously. This provides the information about all the phases present in the sample within specific angle range selected. Figure 2.3 shows the schematic for the Braggs-Brentano scan analysis. However, to confirm the extent of texturing completely, pole figure analysis is necessary.




Figure 2.2: Schematic representation of X-ray diffractometer




Figure 2.3: Schematic representation of Bragg-Brentano scan analysis.

Glancing incident X-ray diffraction is used to identify the phases in the polycrystalline thin film layers (minimum thickness ~10 nm), as well as measurement of thin film thickness using interferometry. It differs from the Bragg-Brentano scanning technique in the fact that, in the present case, the angle of the source from the sample surface is fixed at the lower value while the detector moves in the usual manner. In a θ -2 θ geometry scan, the angle of the incidence is always equal to angle of exit. Hence, at higher angles to detect higher plane reflections, the penetration depth of x-rays may be greater than the thickness of the thin film, resulting in unwanted substrate peaks and noise. Glancing angle X-ray diffraction reduces this to a significant extent. It provides a larger interaction volume within the sample as compared to θ -2 θ geometry scan. Therefore, to achieve less noise and precise position of peaks, this technique is used.

Pole figure analysis is one of the most robust tools to investigate the texturing or preferred orientation in the crystalline samples. Pole figure in the form of stereographic projections are used to represent the orientation distribution of lattice planes in crystallography and texture analysis. In this technique, detector and sample geometry are set so that the incident and diffracted beam make a specific angle with the sample surface. This angle is same as the angle necessary to satisfy the Bragg condition for a specific set of $\{hkl\}$ planes in crystalline sample.

Analysis through one dimensional pole figure measures the intensity of Xrays diffracted from the sample as a function of tilt angle (ψ), with rotation about an axis perpendicular to the sample surface. The results of one dimensional pole figure measurement are shown in the form of intensity versus tilt angle (ψ) plots. In two dimensional or three dimensional pole figure analysis, the tilting angle is first fixed, then the intensity is measured as a function of the rotation of sample (ψ) about an axis perpendicular to the surface of the sample. The sample is rotated from 0° to 360°. After completing one full rotation, the tilt angle changes and the process is repeated again. This process is repeated for the entire range of desired rotation and tilt angles.

D. Rutherford Backscattering Spectrometry

Rutherford backscattering spectrometry (RBS) is a non-destructive characterization technique. It is used to analyze the atomic composition of the sample like diffusion and interaction between the copper and ruthenium thin films and to estimate the sample thickness using very high energy (MeV) beam of low ion mass. It is also used for quantitative depth profiling, areal density measurements, and determination of crystal lattice quality. RBS utilizes Tandetron accelerator to generate a MeV ion beam. After entering the evacuated beam line, the ions are then collimated and focused. There are bending magnets which after mass selection geometrically disperse ions according to their mass. Finally the beam raster-scans over the specimen and back scattered ions are analyzed by a Si barrier detector. The electronic pulses are then amplified and sorted according to the voltage amplitude by a multichannel analyzer to yield the resulting RBS spectrum [2]. RBS was performed using a General Ionex 1.7 MV tandem accelerator with He^{2++} ions at energy of 2.8 or 3.5 MeV as shown in fig. 2.4.




Figure 2.4: Schematic of a typical Rutherford backscattering system. A General Ionex 1.7 MV Tandetron accelerator was used for RBS at ASU.

F. SEM and FIB analysis

A dual-beam system is a combination of focused ion beam (FIB) with a scanning electron microscope (SEM). Both beams can operate independently or simultaneously and focus on the same point of the specimen. Imaging with the ion beam damages the specimen, the electron beam allows non-destructive observation. This combination of an ion beam with an electron beam allows extensive analysis of the surfaces or the interiors of materials. This combination is useful for cross-section sample preparation using the electron beam to view the cross-section faces as the ion beam mills normal to the sample surface. This monitoring allows the milling to be stopped precisely when the features of interest is exposed [3].

On a single beam FIB, a series of tilting and beam current changes would normally be required to monitor the cross-section face position in this way is time consuming process. A typical dual column configuration is a vertical electron column with a tilted ion column. The configuration has an ion beam at 52° tilt to the vertical column. The sample is tilted to 52° for milling normal to the sample surface. An alternate geometry is FIB column vertical and SEM at an angle. The advantage of this is sample tilt is not required to be tilted for milling normal to the sample, potentially simplifying the system operation. Using a tilted SEM column is not a typical configuration for most of the electron, so this would need to be considered [4].

To enable ion milling and electron imaging of the same region, dual beam has a coincident point where both the beams intersect with the sample. This is normal operating position for the system. Options such as gas injector and EDS are also aligned for optimum at the same operation. SEM can be used to monitor the cross-section face as the FIB mills [4].

F. References

- B. D. Cullity, Elements of X-ray Diffraction (2nd edition, Addison-Wesley, MA), (1978).
- [2] W. K. Chu, J. W. Mayer, and M. A. Nicolet, Backscattering Spectroscopy (Academic press, San Diego, CA), 4, (1978).
- [4] V. G. M. Sivel, J. V. D. Brand, W. R. Wang, H. Mohdadi, F. D. Tichelaar, P. F. A. Alkemade, and H. W. Zandbergen, J of Microscopy, 214, 237-245, (2004).
- [3] L. A. Giannuzzi, F. A. Stevie, Introduction to Focused Ion Beams, (2005).

Chapter 3

USE OF MIEDEMA PLOT TO SELECT DIFFUSION BARRIER METAL FOR COPPER METALLIZATION

A. Introduction

Rapid increase in the functionality and complexity of components in integrated circuits (ICs) has resulted in reduction in the dimensions of both the devices and wiring [1]. Aluminum (Al), copper and their alloys are widely used as interconnect material [2]. Al is replaced by copper as an interconnect material in advanced integrated circuit technology [3]. The need to reduce circuit delays prompted the replacement of Al alloy with lower resistivity copper (Cu). To achieve high speed and low power consumption, interconnects must be reliable because the decrease in device sizes in ICs has led to interconnect being subjected to high current densities and thermal stresses [4]. Electromigration, which is a current induced mass transport phenomena is one of the major cause for premature interconnect failure in ICs [5]. Because electromigration failure is due to atomic diffusion caused by high electrical current density, the replacement of Al alloy with Cu was expected to enhance to electromigration resistance by the higher melting point of Cu compared to Al alloy, and thus higher activation energy for diffusion. The interface between Cu and the barrier is the main path for electromigration. Copper metallization has been chosen for large scale integration because of its lower resistivity (1.6 $\mu\Omega$ -cm), better electromigration resistance, better stress voiding resistance and higher melting point than Al [6,7]. But copper

has some drawbacks such as fast diffusion into Si and SiO₂ [8, 9], even at temperatures below 200 °C and thus forming deep traps in silicon which reduces the electrical devices performance [8]. Copper also shows poor adhesion to SiO₂. Therefore, an adequate Cu diffusion barrier metal layer is required between Si and Cu to prevent the degradation of devices caused by the diffusion of Cu [10]. This problem can be overcome by insersion of a barrier layer between Cu and the Silicon substrate in Cu metallization. The basic requirements for a diffusion barrier layer are its stability, chemical inertness towards the metal contact or underlying substrate, low electrical resistivity for reducing overall resistance of the conductor and good adhesion to both the layers in contact [11]. Some of the diffusion barriers for copper metallization are transition metal barriers (Ta, W), transitional metal nitrides (Ti-N, Ta-N and W-N) and transitional metal boride (TiB₂) [12]. Some of the other metals and their alloys that are being researched for interconnect application include Ag, Au, Ti, and W [2].

In this study, our approach is to use Miedema's plot to select the Cu/metal barrier for Cu metallization. The Cu/metal barrier system should have positive heat of formation (ΔH_f) so that there is no intermixing between the two layers. One of the ambiguities in discussing Cu/metal binary phase diagram is the relative importance of enthalpy and entropy dominated processes. Miedema overcomes this problem to a certain extent by considering the signs of heat of formation (ΔH_f). If the ordered phase exists in an alloy system and persists to low temperature, then ΔH_f is assumed to be a negative sign. If no ordered phase exists and the solubility is not extensive (*i.e.*, less than 10 at. %), then ΔH_f is assumed to

have positive sign [13]. One of the potential candidate which satisfies the above condition is ruthenium (Ru) as shown in fig 3.1.




Figure 3.1: Heat of mixing of Cu and Ru as function of Cu composition.

Recent research show that Ru as an intermediate layer serves two purposes: (i) as an exchange barrier between the soft under layer (SUL) and a hard magnetic layer and, (ii) as a crystalline template for development of texture in the recording layer. The reduction in *c*-axis dispersion of Ru layer has resulted in improving the structural and magnetic properties of the recording layer [19]. All of the above benefits make Ru a very attractive barrier material. Ru has also received a lot of attention in research as diffusion barrier for Cu in IC fabrication [14]. Ru is an air-stable transition metal with high melting point (2310 °C) and has an electrically resistivity of 7.6 μ Ω-cm, which is one-half of that of Ta. Ru as a barrier layer adheres well to Cu [15]. More importantly Ru, like Ta, shows negligible solid solubility with Cu even at 900 °C [16,17]. Based on the literature data of the Cu-Ru binary phase diagram which indicates negligibly low solubility of Ru in copper (not exceeding 0.06 at. % Ru) and the immiscibility in the copper based alloys with ruthenium content of up to 18 at %. This is due to the fact that metals of the IB group, when alloyed with transition metals, form phase diagrams with immiscibility of components in a liquid state [18].

Based on Miedema's plot, we have selected Ru as a barrier layer between Cu and SiO₂ substrate. We then evaluate Cu/Ru barrier layer properties in Cu metallization using four-point probe, Rutherford backscattering spectrometry, and X-ray diffraction techniques.

B. Experimental Details

Thin films of Cu/Ru were deposited on the thermally oxidized silicon substrate using direct-current (dc) and radio-frequency (rf) sputtering using a magnetron gun. The base pressure prior to deposition was approximately 1×10^{-7} Torr. Substrate to target distance was 6 cm and was maintained at the same value for all experiments. Ruthenium layer of 20 nm thickness was deposited on Si wafers by radio-frequency (rf) magnetron sputtering. Then without a vacuum break, Cu thin films of 200 nm thickness was sputtered using direct current (dc) magnetron sputtering at a pressure of 1m Torr and 40 W power. After deposition,

the samples were annealed in a modified Lindberg vacuum anneal furnace (base pressure of 10^{-8} Torr) for each combination of time and temperatures, 0.5, 1, and 2 hr, and 400, 500, and 600 °C in order to investigate the changes in Cu/Ru stack behavior.

Backscattering analysis was used for thickness determination and atomic composition of the as-deposited films. It was also used for studying changes brought about by annealing the Cu/Ru/SiO₂/Si thin film layers. Rutherford backscattering spectrometry (RBS) analysis was performed in a vacuum of 10^{-6} Torr using a 4.3 MeV He⁺⁺ ion beam and total accumulated charge of 20 µC in a General Ionex Tandetron accelerator. Sample and detector were in the Cornell geometry such that the backscatter detector is directly below the incident beam. The samples were tilted to 7° off normal incidence to increase the depth resolution. Energy spectra were obtained using a surface-barrier detector and were analyzed using the RUMP computer simulation program [20].

To identify the phases formed due to annealing and crystallographic orientation of as-deposited and annealed thin films, X-ray diffraction analysis (XRD) was performed using a Philips X'pert MPD system with glancing angle (1°) scan geometry to obtain more information from the thin films. Cu $K\alpha$ radiation was used as the incident X-ray beam and operation voltage and filament were 45 kV and 40 mA, respectively. The glancing angle configuration is used to limit X-ray penetration to the thin film mostly, thus reducing the occurrence of substrate peaks and background noise. The texture evolution of the Cu/Ru films was investigated by pole figure analyses. Texture along the <111> and <200> poles was measured with the sample tilt ψ that varied from 0° to 85°.

Electrical resistivity of the Cu/Ru/SiO₂ was measured by four-point probe technique in order to analyze the thermal stability of thin film stack. For the sheet resistance measurement, a typical in-line configuration of the four probes was used. Current flows through two probes and the voltage is measured through other two probes [21].

C. Results

The copper diffusion into the barrier layers at different temperatures between the Cu/Ru/SiO₂ thin film layers is evaluated RBS, XRD, and electrical resistivity measurements. Backscattering plots convey information about the roughness and composition changes at interfaces as a function of temperature. The RBS data for as-deposited overlayed on a 600 °C for 2 hr annealed samples is shown in fig. 3.2. In order to elucidate the copper diffusion phenomena into the Ru thin film, we focus on the ruthenium and copper backscattered signals for asdeposited sample and 600 °C annealed sample for 2 hr. This is done by overlaying the spectrum of annealed sample over that of as-deposited sample. The overlayed copper and Ru backscattered signals of as-deposited and annealed samples did not show and changes in the width (thickness), the height of the peak (composition) and their positions at the *x*-axis (energy function) as shown in fig. 3.2. This is also consistent with all annealed samples overlayed the as-deposited sample. This indicates that both the Cu and Ru thin films are thermally stable at high temperature (600 °C) for 2 hr annealed without any interdiffusion and chemical reaction between Cu and Ru thin films.




Figure 3.2: The RBS spectra of as-deposited sample overlayed on a 600 $^{\circ}$ C at 2 hr with an energy of 2 MeV and 7 $^{\circ}$ tilt.

The XRD data for Cu/Ru/SiO₂ samples vacuum annealed at 400, 500, and 600 °C for 2 hr and as-deposited sample is shown in fig. 3.3. A glancing angle scan (1°) scan configuration is used to collect the diffraction peaks of copper films and to inspect any phase changes in copper after annealing compared to copper thin film layer in as-deposited sample as shown in fig. 3.3. The plot shows that all expected peaks of Cu and Ru are present. Within the detection limit of XRD,

there is no detected formation of any new peaks in the plot which indicates the absence of any new phase formed during annealing in any of the Cu/Ru/SiO₂ samples. Cu diffraction peaks are seen in all the samples and have same 2θ value in all the XRD spectra generated for samples annealed at different temperature. Only the peak heights of the annealed Cu/Ru/SiO₂ sample increases compared to the as-deposited Cu/Ru/SiO₂ sample. This is due to the crystallization of Cu thin film at higher temperature [22]. XRD data also confirmed excellent thermal stability of Cu on Ru layer. There is an exception to the general trend that increasing annealing temperature increases the <111> intensity, *i.e.*, the 500 °C annealed sample has slightly lower <111> intensity than the 400 °C. This may be due to the multiple twinning of the <111> grain in the 500 °C annealed sample. Pole figure XRD was used to investigate the texture of Cu films deposited on Ru layer. The <111> and <200> pole figure analysis of Cu/Ru thin film layers did not show any texture evolution nor secondary phase for both as-deposited as well as 600 °C for 2 hr annealed samples. The Cu films deposited on Ru showed no evidence of pronounced <111> or <200> texture. The texture dependences can be explained if the texture of the barrier is taken into account [22]. This suggests that Cu film texture has an underlayer dependence on the crystal structure and process conditions of the under metal Ru. Ruthenium has hep structure and its interatomic spacing is 0.271 nm on the basal phase. Whereas Cu has fcc structure and its interatomic spacing is 0.361 nm on the $\{111\}$ plane. It is evident that relatively large lattice mismatch and thus a high interfacial energy would result if a <111>and <200> oriented Cu film were deposited on Ru. For this reason, the Cu film tends to grow on Ru film surface with random grain orientation. The XRD data in fig. 3.3 shows increased crystallinity of samples when annealed at high temperature compared with as-deposited thin film since the increase in of intensity of diffracted X-ray means enhancement of crystallinity of material.




Figure 3.3: The XRD plot of as-deposited, 400, 500, 600 °C annealed sample.

The electrical sheet resistance of the Cu/Ru layers is measured by fourpoint probe technique prior to and after vacuum annealed at different temperatures. The resistivity of Ru thin film layer is very high ($\sim 7.1 \mu\Omega$ -cm), it is assumed that the resistivity value of Ru thin film layer does not contribute to the electrical resistivity value of Cu/Ru thin film layer. As shown in the fig. 3.4, the electrical resistivity value of as-deposited copper thin film is 4.7 $\mu\Omega$ -cm-5.2 $\mu\Omega$ cm and that of the vacuum annealed copper thin film varies from ~2.5 $\mu\Omega$ -cm-3.2 $\mu\Omega$ -cm. This decrease in resistivity value for annealed copper thin film with respect to the resistivity of as-deposited sample is due to the increase in crystallinity of copper thin films. The enhancement of crystallinity results in increase of the mean free path of the carrier by reduction of electron scattering in ordered structure [23]. The electrical resistivity value of copper thin films annealed at different temperature and at different interval of time is as shown in fig. 3.4, and indicates that the electrical resistivity is essentially constant and the copper thin film is thermally stable at 600 °C for 2 hr vacuum annealed on ruthenium thin film layer and no reaction occurs between Cu/Ru thin film layers.




Figure 3.4: The resistivity measurements for as-deposited, 400, 500, 600 $^{\rm o}{\rm C}$

Samples annealed		Sheet resistance(Ω /sq)	Thickness Cu+Ru(n m)	Resistivity $\mu\Omega$ -cm/sq
Sample 400°C	0.5hr	0.1485		3.267
	1hr	0.1411	220	3.1042
	2hr	0.1476		3.247
	as-dep	0.2302		5.0644
Sample 500°C	0.5hr	0.1443		3.1746
	1hr	0.1387	220	3.051
	2hr	0.1396		3.071
	as-dep	0.2374		5.222
Sample 600°C	0.5hr	0.1210		2.662
	1hr	0.1191	220	2.620
	2hr	0.117	1	2.574
	as-dep	0.2165		4.76

Table 3.1: Resistivity measurement of all the samples by four-point probe method.

D. Discussion

Previous studies have shown that Cu starts diffusing into Si substrate at temperatures 200 °C and higher in absence of any barrier layer [24,25]. Hence the use of barrier layer to prevent the degradation of Cu into the Si substrate. Chan *et al.* showed that the interface between Cu/Ru(20 nm)/Si can be stable after annealing at 450 °C and also Cu/Ru has excellent adhesion stability [16]. Arunagiri *et al.* showed 5 nm Ru film can function as directly plateable Cu diffusion barrier up to at least 300 °C vacuum anneal for ten minutes [26]. At longer times or higher temperatures, copper starts to agglomerate and hence the film becomes discontinuous with the formation of voids. Until this temperature range the reaction between the interconnect layer and Si is prevented by the barrier layer.

In case of Cu-Ru system which is immiscible is characterized with positive heat of formation (ΔH_f) of 0.11 eV/atom [32]. This can also be confirmed from Miedema's plot as shown in Fig. 3.1. The interfacial bonding shows strong adhesion between Cu/Ru layers at elevated temperatures [28]. Kwon *et al.* has showed that the interfacial amorphization at the nanometer scale occurs in a thin interfacial layer of the immiscible binary systems [29], and the interfacial stability of multilayers actually depends on the value of the interface energy [30]. The interfacial free energy of the multilayer samples is increased with nanometer thickness of the Cu(200 nm)/Ru(20 nm)/SiO₂ samples. The interfacial energy is the major driving force for interfacial reaction between the Cu/Ru layers and results in spontaneous solid-state amorphization as shown in fig 3.5. When the interfacial energy is completely consumed, the reaction terminates. Kinetic studies reveal that the growth of amorphous layer shows an asymmetric growth behavior as the disorder layer extends faster toward the Cu lattice than towards the Ru direction [27]. This is because the cohesive energy of Ru is larger than the Cu. Also, Ru lattice is more stable than Cu lattice which makes Ru lattice difficult to turn into disordered state. The critical solubility of Ru in Cu (10 at. %) which is smaller than that of Cu in Ru (20 at. %).

The main drawback of Cu metallization is that it copper easily reactive with substrate and high diffusivity through many diffusion barriers. The study of Ru diffusion barrier property for Cu metallization showed Cu did not show any signs of diffusion through the Ru barrier to form copper silicide (CuSi₃) at 600 °C. Based on the RBS analysis shown in Fig. 3.2, it is confirmed that copper atoms are not diffused through Ru barrier because no change in shape of the Cu peaks occurs at temperature upto 600 °C for 2 hr. Diffraction spectra did not show any evidence of new phase formation at elevated temperature. The electrical resistivity of Cu thin film initially decreases and then does not change when annealed. The decrease in the sheet resistance can arise due to grain growth, defect and impurity annealing [31].




Figure 3.5: (a) Cu-Ru multilayers configuration of the initial state with disordered interlayer between Cu and Ru, and (b) The state after solid-state amorphization. Open circle symbols represent Cu and filled triangles represent Ru.

E. Conclusion

We have used Miedema's plot for the selection of Cu/Ru barrier system in Cu metallization. Miedema's plot illustrates a positive heat of formation which is evident of no intermixing between the Cu/Ru thin film layers. In the current study the requirements for Ru diffusion barriers layer for copper metallization was investigated. Thermal anneals up to 600 °C showed no signs of degradation/agglomeration and had good thermal stability. No evidence of Si was found on the top surface of the copper film and hence no interaction between copper and Si was observed, within the detection limit of RBS. Based on these results Ru diffusion barriers have the potential to increase the longevity of the films and can be used for high temperature electronics and integrated circuits.

E. References

- [1] H. Kim, T. Koseki, T. Ohba, T. Ohta, Y. Kojima, H. Sato, and Y. Shimogakia, *J. Electrochem. Soc.*, **152**, 594-600 (2005).
- [2] S. K. Bhagat and T. L. Alford, J. Appl. Phys. Lett. 104, 103534 (2008).
- [3]T. L. Alford, L. Chen, and K. S. Gadre, *Thin solid films*, 429, 248-254 (2003).
- [4] E. Misra and T. L. Alford, J. Appl. Phys. Lett. 87, 172111 (2005).
- [5] Y. Zeng, T. L. Alford, and Y. L. Zon, J. Appl. Phys. Lett. 83, 2 (1998).

[6] H. C. Kim, and T. L. Alford, Thin Solid Films, 449, 6-11 (2004).

[7] S. H. Kwon, O. -K. Kwon, J. -S. Min, and S. -W. Kanga, *J. Electrochem. Soc.*, **153**, 578-581 (2006).

[8] H. J. Yang, S. Lee, J. B. Park, H. M. Lee, E. G. Lee, C. M. Lee, H. N. Hong, S. Mori, J. H. Lee, and J. G. Lee, *J. Electro. Mater.* **34**, 5 (2005).

[9] A. Z. Moshfegh, and O. Akhavan, *Thin Solid Films*, **370**, 10-17 (2000).

[10] E. Kondoh, Japanese J. Appl. Phys. Lett. 43, 3928-3933 (2004).

[11] S. Bhagat, H. Han, and T. L. Alford, *Thin Solid Films*, **515**, 1998-2002 (2006).

[12] S. Q. Wang, MRS Bull. 19, 30 (1994).

[13] J. R. Chelikowsky, *Phys. Rev. B*, **19**, 2 (1979).

[14] J. Wang, S. Zhang, H. Wang, P. Xn, D. Iha, and S. Sawasaki, *J. Nanosci. And Nanotech*, **8**, 2613-2617 (2008)

[15] M. Damayanti, J. Appl. Phys. Lett. 88, 044101 (2006).

[16] O. Chyan, T. N. Arunagiri, and T. Ponnuswamy, *J. Electrochem. Soc.*, **150**, 347-350 (2003).

[17] R. Chan, T. N. Arunagiri, Y. Zhang, O. Chyan, R. M. Wallace, M. J. Kim, and T. Q. Hurdc, *Electrochem. and Solid-State Lett.*, 7, 154-157 (2004).
[18] M. V. Raevskaya, I. E. Yanson, A. L. Tatarkina, and I. G. Sokolova, *J. Less Com. Metals*, 132, 237-241 (1987).

[19] W. Joost, A. Das, and T. L. Alford, J. Appl. Phys. Lett. 106, 073517 (2009).

[20] L. R. Doolittle, Nucl. Instrum. Methods, Phys. Res. B9, 334 (1985).

[21] T. L. Alford, L. Chen, and K. S. Gadre, *Thin Solid Films* **429**, 248-254 (2003).

[22] Y. Zeng, Y. L. Zou, T. L. Alford, J. Appl. Phys. 81, 15, (1997).

[23] H. C. Kim, and T. L. Alford, *Thin Solid Films*, 449, 6-11 (2004).

[24] M. Takeyama, A. Noya, T. Sase, and A. Ohta, *J. Vac. Sci. Technol., B*, **14**, 674 (1996).

[25] G. S. Chen, P. Y. Lee, and S. T. Chen, *Thin Solid Films*, **353**, 264-273 (1999).

[26] T. N. Arunagiri, Y. Zhang, and O. Chyan, J. Appl. Phys. Lett. 86, 083104 (2005).

[27] B. X. Liu, W. S. Lai, and Z. J. Zhang, Adv. Phys. 50, 367 (2001).

[28] Y. Zhang, L. Long, T. N. Arunagiri, O. Ojeda, S. Flores, O. Chyan, and R. M. Wallance, *Electrochem. Solid-State Lett.* **7**, 107 (2004).

[29] K. W. Kwon, H. J. Lee, and R. Sinclair, Appl. Phys. Lett. 75, 935 (1999).

[30] H. R. Gong and B. X. Liu, Appl. Phys. Lett. 83, 4515 (2003).

[31] D.Y. Shih, J. Parasczak, N. Klymko and R. Flitsch, *J. Vac. Sci. Technol.*, *A* 7, 1402 (1989).

[32] X. He, S. -H. Liang, J. -H. Li, and B. -X. Liu, *Phys. Rev. B*, **75**, 045431 (2007).

Chapter 4

ADHESION IN Cu/Ru/SiO₂/Si MULTILAYER NANO-SCALE STRUCTURE FOR COPPER METALLIZATION

A. Introduction

Recent advance in nanotechnology had lead to the fabrication of thin nano-scale films with distinct material properties such as optical, electrical, or magnetic. The multilayers are particularly simple systems wherein nano-scale control of the structure in one direction is easily attainable [1]. Mechanical properties of thin films have been a major concern over the reliability of metallization used for integrated circuits interconnections. The mechanical strength used for these interconnections is essential to understand the failure mechanism and to obtain appropriate solutions [2]. Multilayer coatings have shown to possess good mechanical and tribological properties [3,4] when compared with monolithically layer grown coatings/layers [5]. To study failure mechanisms and to characterize mechanical properties of coated systems, nanomechanical techniques such as nanoindentation [7-9] and nanoscratching [6] have widely been accepted as effective experimental methods.

Current semiconductor technology uses low resistivity metal lines for multilayer interconnect devices [10]. Copper (Cu) has considerably lower bulk resistivity and higher electromigration resistance than that of aluminum (Al) [11]. Both these traits are favorable and complement each other to allow higher current densities through Cu lines. Thin layers of copper films of nano-scale thickness on SiO₂ substrate is an important structure in electronic devices [12]. If Cu does not bond well to the dielectric, it would lead to adhesion and agglomeration problems, when a high current density is passing through the Cu wire [13]. Failure due to delamination at the Cu/SiO₂ interface is a major drawback strongly related to device reliability [14,15]. Hence it is required to use a thin metal layer to serve as an adhesion promoter as well as diffusion barrier between Cu and the dielectric layer. Also to maintain the microstructure of nano-multilayers at high temperature, interdiffusion as well as interface phase transformation should be prevented. It is preferable that two coupled layers are immiscible, form coherent interfaces, and have different lattice structures [16,17]. By adding ruthenium (Ru) as a glue layer between the copper film and underlying SiO₂, it not only improves the adhesion [13]; but, it also satisfies the above requirement of an efficient barrier layer.

Adhesion is very important in thin film technology because the thin films are fragile and need to be supported by a substantial substrate and mechanical strength of the films depends on the adhesion between the film and the substrate [1]. A strong adhesion between Cu and Ru barrier films is critical for the fabricated Cu interconnects microstructures to withstand the demanding chemical mechanical planarization process currently used in integrated circuit fabrication [18]. The intrinsic adhesion energy for Cu/SiO₂ interface is 0.2-0.3 Jm⁻² and for Cu/Ru interface is 4.6 Jm⁻² [12]. Hence Cu/SiO₂ sample has weaker adhesion compared to Cu/Ru/SiO₂ thin film samples.

A wide range of methods is used to assess to adhesion of the coating. These methods include the peel method (*i.e.* 'Scotch tape test'), the direct pull-off method, measurement of the abrasion resistance, and the scratch test [19]. The scratch test is widely used to quantitatively evaluate the adhesion of coatings to substrates. In this method a stylus having a well-defined tip is moved into the substrate film layer (laminates), while at the same time the tip is moved tangential to the surface. The normal force at which `failure' occurs is called the critical load. The critical load is used to qualitatively discriminate between differences in adhesion. Apart from the adhesion between substrate and coating, the critical load also depends on a large number of parameters including the tip radius, loading rate, mechanical properties of the substrate and coating, the thickness of the coating, and the friction between indenter and coating [20-23]. The understanding of deformation behavior in the multilayered material is restricted to the static loading conditions such as nanoindendation testing. This method provides a good understanding of mechanical response and deformation mechanism in the materials. Nanoindendation is one of the methods used to measure the delamination strength of the thin film structure because of the simplicity of sample preparation and applicability to small scale materials [24].

In this study, we evaluate the scratch resistance of Cu/SiO_2 and $Cu/Ru/SiO_2$ thin film samples. Post-scratch fracture analysis is done using scanning electron microscopy and focused ion beam microscopy to understand the deformation mechanism in the materials under dynamic scratch contact.

B. Experimental Details

Magnetron sputtering was used in the preparation of the samples. The base pressure prior to deposition was approximately 1×10^{-7} Torr. Substrate to target distance was 6 cm and was maintained at the same value for all experiments. Thin film layer of films were deposited by sputtering. Ruthenium layer of 20 nm thickness was deposited on Si wafers by radio-frequency (rf) magnetron sputtering at a pressure of 3 mTorr and 150 W power. Then without a vacuum break, Cu thin films of 200 nm thickness were sputtered using direct-current (dc) magnetron sputtering at a pressure of 3 mTorr and 50 W power. Similarly Cu thin films of 200 nm thickness were sputter deposited onto the SiO₂/Si substrate. The four samples that were used for the study were Cu/Ru/SiO₂ as-deposited and 600 °C annealed for 0.5 hr.

Scratch testing was performed using a Berkovich tip in a commercially available MTS nonoindenter. Multiple scratches were performed in each of the samples under load controlled conditions. A constant loading rate of 2.5 mN/s and a sliding velocity of 10 μ m/s were used for all samples. The scratches were performed in two orientations of the Berkovich indenter tip-edge forward and face forward in the direction of scratching. A typical scratch procedure is shown in fig. 4.1, and consists of 4 segments. In the first segment, the indenter profiles the surface at a very small load of 100 μ N to account for the slope and curvature of the sample surface. This is followed by the second load-ramped scratch segment performed near the profiling trace to avoid debris from the profiling trace. After the scratching segment the indenter traces back the scratch length with a small load (100 μ N) to estimate the residual deformation in the scratch. This measures the gross-plastic deformation at any point in the scratch. Finally in the fourth segment, a cross profile is carried out perpendicular to the scratch direction using a load of 100 μ m to estimate the width and profile of the scratch track. The crossprofile was carried out at a distance where the film had not failed (below the critical load). This is chosen to be 10 mN for all samples. Post scratch testing, the scratches were analyzed under the scanning electron microscope (SEM) to analyze scratch profile and to identify the critical load for film failure. The deformation under the scratch was analyzed by performing cross-section analysis using a dual beam focused ion-beam (FIB) microscope.





Figure 4.1: Schematic representation of scratch test.

C. Results and Discussion

Scratch analysis was done with both edge and face forward conditions of Berkovich tip. However, edge forward condition did not result in delamination for any of the samples. As a result the following study is focused on analyzing the scratch resistance in a harsher face forward scratching condition. The edge forward condition and face forward condition scratch test for 600 $^{\circ}$ C, 2 hr annealed Cu/Ru/SiO₂ is shown in fig. 4.2 (a) and (b) respectively.

Scratch analysis of as-deposited Cu/Ru/SiO₂ overlayed on Cu/SiO₂ thin film samples is shows in fig. 4.3. Note that the scratch and residual profile for face forward scratch condition for the Cu(200 nm)/Ru(20 nm)/SiO₂ and Cu(200 nm)/SiO₂ thin films samples. It can be seen that there is higher elastic recovery and hardness in as-deposited Cu/Ru/SiO₂ samples compared to as-deposited Cu/SiO₂ samples. Also there is no delamination observed in Cu/Ru/SiO₂ sample and delamination is observed in Cu/SiO₂ samples. The critical load occurs at a load of about 9 mN for Cu/Ru/SiO₂ sample and about 4 mN Cu/SiO₂ sample as seen from the fig. 4.4. The critical load represents the point at which the diamond indenter has penetrated through the film thickness and hits the Si substrate. Hence the critical load that the Cu/Ru/SiO₂ sample can take is higher than that of Cu/SiO₂ sample. The critical point can also be seen from SEM micrograph of scratch fig. 4.5.








Figure 4.2: The scratch test results for 600 °C annealed at 2 hr Cu/Ru/SiO₂ sample (a) Edge forward, and (b) Face forward condition.




Figure 4.3: Scratch test analysis of as-processed $Cu/Ru/SiO_2$ overlayed on Cu/SiO_2 thin film samples in face forward scratch condition






Figure 4.4: Critical load and critical depth for Cu/Ru/SiO₂ and Cu/SiO₂ thin film samples in face forward scratching condition





(a)

(b)

Figure 4.5: Post Scratch surface and cross section morphology of scratches in asdeposited Cu/Ru/SiO₂ sample imaged using (a) SEM and, (b) FIB analysis respectively.

The scratch analysis of 600 °C, 2 hr annealed Cu/Ru/SiO₂ overlayed on 600 °C, 0.5 hr annealed Cu/SiO₂ thin film samples are shown in fig. 4.6. Note that the scratch and residual profile for face forward scratch condition for 600 °C, 2 hr annealed Cu(200 nm)/Ru(20 nm)/SiO₂ and 600 °C, 0.5 hr annealed Cu(200 nm)/SiO₂ thin films samples. It can be seen that there is higher elastic recovery and hardness in annealed Cu/Ru/SiO₂ samples compared to annealed Cu/SiO₂ samples. There is no delamination in both the annealed samples. The critical load

occurs at a load of about 5.5 mN for Cu/Ru/SiO₂ sample and about 4.5 mN for Cu/SiO₂ sample can be seen from the Fig 3. The critical load represents the point at which the diamond indenter has penetrated through the film thickness and hits the Si substrate. The critical point can also be seen from the SEM micrograph of scratch fig. 4.7, and fig. 4.8.






Figure 4.6: Scratch test analysis for 600 °C annealed Cu/Ru/SiO₂ overlayed on Cu/SiO₂ thin film samples in face-forward scratch condition




(a)




(b)

Figure 4.7: Post Scratch surface and cross section morphology of scratches in 600 °C 2 hr annealed Cu/Ru/SiO₂ sample imaged using (a) SEM and, (b) FIB analysis respectively







(b)

Figure 4.8: Post Scratch surface and cross section morphology of scratches in 600 $^{\circ}$ C 0.5 hr annealed Cu/SiO₂ sample imaged using (a) SEM and, (b) FIB analysis respectively.

From the FIB cross-sections, it is observed that no delamination of the film takes place in as-deposited and annealed Cu/Ru/SiO₂ samples implying that the film substrate adhesion is good. Deformation in Cu/Ru/SiO₂/Si samples proceeds by ploughing through [25] and dragging of material and scraping occurs. Scratch response beyond the critical load is dominated by the underlying Si substrate and elastic recovery beyond the critical load is significant. Whereas, in case of Cu/SiO₂ samples there is delamination of the film seen at small critical load and only significant elastic recovery of the thin film sample. Also, the film debonds from the substrate easily.

The scratch analysis of Cu/Ru/SiO₂ samples showed higher elastic recovery and hardness in face forward scratch condition. Even at peak load the indenter does not penetrate through the film and suggests the strong scratch resistance of the Cu/Ru/SiO₂ multilayer. Whereas the Si substrate can be seen in the Cu/SiO₂ sample this implies no strong resistance to scratch is observed. In the face forward condition, the deformation proceeds in a distinctive manner.

The scratch resistance of the four samples can be compared in face forward condition based on critical load as shown in fig. 4.4. Note that the asdeposited Cu/Ru/SiO₂ sample represents higher critical load of 9 mN compared to 4.5 mN for as-deposited Cu/Ru/SiO₂ samples in the face forward scratch condition. This implies good scratch resistance of as-deposited Cu/Ru/SiO₂ sample when compared to as-deposited Cu/SiO₂ sample. The Cu/Ru/SiO₂ samples benefits from a stronger interface between Cu/Ru and later with the Si Substrate. The presence of Ru layer (barrier layer) helps to increase the scratch resistance of the multilayered $Cu/Ru/SiO_2$ thin film samples.

The samples can also be compared base on the elastic and plastic work done on the samples during scratching before film failure (critical load) occurs. The plastic and elastic work plot of Cu/Ru/SiO₂ and Cu/SiO₂ samples is shown in fig. 4.9. The work done before the films fail there is greater elastic recovery in face forward scratching conditions and the deformation of the film is by plastic deformation and not delamination in case of Cu/Ru/SiO₂ thin film samples. Also, Cu/Ru/SiO₂ samples show higher elastic recovery and hardness at 10 mN load. Unlike in case of Cu/SiO₂ samples, the scratch does not penetrate through the film thickness to affect the underlying substrate at a load equivalent to the critical load in Cu/Ru/SiO₂ samples. The scratch width and depth as shown fig. 4.10 are also compared below the critical load (10 mN) as an indicator of scratch resistance.




Figure 4.9: Plot of elastic and plastic work done on the $Cu/Ru/SiO_2$ and Cu/SiO_2 thin film samples




Figure 4.10: Comparision of scratch resistance of $Cu/Ru/SiO_2$ and Cu/SiO_2 samples in terms of scratch width and scratch penetration measured at scratch load of 10 mN.

The hardness of the thin films depends on the indentation depth [26,27]. The hardness is seen to increase as the depth of indendation approaches that of the film thickness due to the presence of harder substrate. Annealing the samples result in decrease of hardness. This decrease in hardness is significant at small depths where the hardness of the film is not influenced by the substrate. The presence of an oxide layer is indicated by sudden increase in depth of indenter due to the penetration of the indenter through the oxide layer which is indicative of the decrease in hardness [27]. Annealing the samples help to relieve stresses, increase softness, ductility and toughness and produce a specific microstructure [28].

In case of plastic deformation, when the stress (due to application of load) is removed, the material does not return to its previous dimensions but there is a permanent, irreversible deformation. With the increase in the compressive stress, the film begins to deform plastically. This stress level decrease slightly with the increasing temperature. When the material is taken beyond the yield point, it is deformed plastically and the stress is released, the material ends up with a permanent strain. If the stress is reapplied the material again responds elastically at the beginning upto a new yield point higher than the original yield point. This is strain hardening [29]. The strain hardening strengthens the material by plastic deformation. The amount of strain that the material will take before reaching the yield point is called elastic strain recovery. The magnitude of strain is limited by the difference in the thermal expansion of the substrate and the film and the temperature range used. The hardness is defined as the resistance to plastic deformation due to scratch testing. Thus it is the measure of plastic deformation.

The scratch resistance of the annealed Cu/Ru/SiO₂/Si higher compared to annealed Cu/SiO₂ samples. This is due to the presence of Ru layer between Cu and SiO₂ which has better hardness and lower compressibility compared to copper. Also the FIB analysis of Cu/Ru/SiO₂ samples indicates no delamination which implies that Ru serves as a good adhesion layer between Cu layer and SiO₂ substrate.

D. Conclusion

In this study, we have evaluated the response of Cu/Ru/SiO₂ and Cu/SiO₂ thin film samples under dynamic scratch loading conditions as a measure of its

tribiological properties and nanoindendation to evaluate the mechanical strength. It was found that the Cu/Ru/SiO₂ samples showed higher elastic recovery and hardness compared to the Cu/SiO₂ samples. In case of Cu/SiO₂ as-deposited samples, there is poor adhesion between the Cu and the SiO₂/Si substrate as Cu does not adhere well to SiO₂ substrate and in case of Cu/SiO₂ annealed samples, fast diffusion of Cu into Si substrate at temperature below 200 °C forming Cu silicides leads to the degradation of the Cu film. In the case of Cu/Ru/SiO₂ samples Ru acts as a glue layer between the Cu and the SiO₂ substrate providing both strength and toughness against dynamic loading. Hence critical load for delamination is higher for Cu/Ru/SiO₂ samples compared to Cu/SiO₂ samples. Thus from the above analysis we can conclude that Cu/Ru/SiO₂ thin film samples present significant potential to be used in Cu metallization.

E. References

[1] K. L. Mittal, Electrocopm. Sci. and Tech., 3, 21-42 (1976).

[2] M. F. Doerner, D. S. Gardner, and W. D. Nix, *Plastic properties of thin films* (1986).

[3] W. -D. Münz, D. B. Lewis, P. Eh. Hovsepian, C. Schönjahn, A. Ehiasarian, and I. J. Smith, *Surf. Eng.* 17, 15–27 (2001).

[4] P. Eh. Hovsepian, D. B. Lewis, and W. -D. Münz. *Surf. Coat. Technol.* **133**–**134**, 166–175 (2000).

[5] P. E. Hovsepian, V. N. Kok, A. P. Ehiasarian, A. Erdemir, J. G. Wen, and I. Petrov, *Thin Solid Films*, **447-448**, 7-13 (2004).

[6] A. Karimi, Y. Wang, T. Cselle and M. Morstein, *Thin Solid Films*, **420-421**, 275-280 (2000).

[7] X. D. Li and B. Bhushan, *Thin Solid Films* **315**, 214–221 (1998).

[8] T. W. Scharf and J. A. Barnard, *Thin Solid Films* **308/309**, 340–344 (1997).

[9] W. C. Oliver, G. M. Pharr, J. Mater. Res 19 (2004).

[10] M. Lane, and R. H. Dauskardt, J. Mater. Res., 15, 1 (2000).

[11] C. S. H- Riege and C. V. Thompson, Appl. Phys. Lett. 78, 22, (2001).

[12] S. Hara, T. Kumagai, S. Izumi, and S. Sakai, *Acta Materialia* **57**, 4209–4216 (2009).

- [13] H. Kim, T. Koseki, T. Ohba, T. Ohta, Y. Kojima, H. Sato, and Y. Shimogakia, J. Electrochem. Soc., 152, 594-600 (2005).
- [14] M. Lane, Annu Rev Mater Res 33, 29 (2003).
- [15] M. R. Turner, and A. G. Evans, Acta Mater 44, 863 (1996).

[16] Y. Y. Wang, M. S. Wong, W. J. Chia, J. Rechner and W. D. Sproul *J. Vac. Sci. Technol.*, **16**, 3341 (1998).

[17] J. S. Juneja, P-I Wang, T. Karabacak, and T. -M. Lu, *Thin Solid Films*, **504**, 239-242 (2006).

[18] R. Chan, T. N. Arunagiri, Y. Zhang, O. Chyan, R. M. Wallace, M. J. Kim, and T. Q. Hurd, *Electrochem. and Solid-State Lett.*, **7**, 154-157 (2004).

[19] P. Benjamin, and C. Weaver, Royal Soc., 254, 163-176 (1960).

[20] Blees, G. B. Winkelman, A. R. Balkenende, and J.M.J. den Toonder, *Thin Solid Films* **359**, 1-13 (2000).

[21] S. J. Bull, *Tribology International*, **30**, 491-498 (1997).

[22] P. A. Steinmann, Y. Tardy, and H. E. Hintermann, *Thin Solid Films*, **154**, 333-349 (1987).

[23] S. J. Bull, and E. G. -Berasetegui, *Tribology and Interface Engineering*, **51**, 136-165 (2006).

[24] A. A. Volinsky, N. R. Moody, and W. W. Gerberich, *Acta Mater* **50**, 441 (2002).

[25] B. J. Briscoe, E. Pelillo, and S. K. Sinha, *Polymer Engineering Science* **36**, 2996-3005 (1996).

[26] A. K. Bhattacharya, W. D. Nix, *Intl. J. of Solid and Str.*, **24**, 1287-1298 (1988).

[27] M. F. Doerner, D. S. Gardner, W. D. Nix, J. of Mater. Res. 1, 6 (1986).

[28] A. K. Sinha and T. T. Sheng, *Thin solid films*, 48, 117 (1978).

[29] R. -M. Keller, S. P. Baker, E. Artz, J. of Mater. Res., 13, 5 (1998).

Chapter 5

SUMMARY

Miedema's plot is used in the selection of Cu/Ru barrier system in Cu metallization. Miedema's plot illustrates a positive heat of formation which is evident of no intermixing between the Cu/Ru thin film layers. In the current study the requirements for Ru diffusion barriers layer for copper metallization was investigated. Thermal anneals up to 600 °C showed no signs of degradation/agglomeration and had good thermal stability. No evidence of Si was found on the top surface of the copper film and hence no interaction between copper and Si was observed, within the detection limit of RBS. Based on these results Ru diffusion barriers have the potential to increase the longevity of the films and can be used for high temperature electronics and integrated circuits.

Evaluation of Cu/Ru/SiO₂ and Cu/SiO₂ thin film samples under dynamic scratch loading conditions as a measure of its tribological properties and nanoindentation to evaluate the mechanical strength. It was found that the Cu/Ru/SiO₂ samples showed higher elastic recovery and hardness compared to the Cu/SiO₂ samples. In case of Cu/SiO₂ as-deposited samples, there is poor adhesion between the Cu and the SiO₂/Si substrate as Cu does not adhere well to SiO₂ substrate and in case of Cu/SiO₂ annealed samples, fast diffusion of Cu into Si substrate at temperature below 200 °C forming Cu silicides leads to the degradation of the Cu film. In the case of Cu/Ru/SiO₂ samples Ru acts as a glue layer between the Cu and the SiO₂ substrate providing both strength and toughness against dynamic loading. Hence critical load for delamination is higher for $Cu/Ru/SiO_2$ samples compared to Cu/SiO_2 samples. Thus from the above analysis we can conclude that $Cu/Ru/SiO_2$ thin film samples present significant potential to be used in Cu metallization.

REFERENCES

Chapter 1

- [1] H. Kim, T. Koseki, T. Ohba, T. Ohta, Y. Kojima, H. Sato, and Y. Shimogakia, *J. Electrochem. Soc.*, **152**, 594-600 (2005).
- [2] *Silicide Technology for Integrated Circuits*, edited by I. J. Chen (The Institution of Electrical Engineering., London, U. K., (2004).
- [3] R. Rosenberg, D. C. Edelstein, C.-K. Hu, and K. P. Rodbell, *Annu. Rev. Mater. Sci.*, **30**, 229 (2000).
- [4] M. M. Farahani, T. E. Turner, and J. J. Barnes, J. Electochem. Soc., 136, 1484 (1989).
- [5] S. E. Hornstrom, A. Charai, O. Thomas, L. K-Elbaum, P. M. Fryer, J. M. E. Harper, S. Gong, and A. Robertsson, *Surf. Interface Anal.* 14, 7 (1989).
- [6] C -W. Chen, J. S. Chen, and J -S Jeng, J. of Electrochem. Soc., 155, 1003-1008 (2008).
- [7] P. Singer, Semi. Internal., 25, 46 (2002).
- [8] Ph. D. Thesis, E. Misra, Arizona State University, U. S. A. (2004).
- [9] D. R. Lide, Handbook of Chemistry and Physics, 76, 172-173, (1995-1996).
- [10] *Electromigration and Electric Device Degradation*, Edited by A. Christou (John Wiley & Sons, Inc., (1994).
- [11] K. Wu, W. Baerg, and P. Jupiter, Appl. Phys. Lett. 58, 35, (1991).
- [12] A. R. Miedema, J. Less-Common Met., **32**, 117, (1973).
- [13] J. R. Chelikowsky, *Physics Review B*, **19**, 2, (1979).
- [14] A. J. Perry, *Thin Solid Films*, **107**, 167, (1983).
- [15] S. J. Bull, Surf. Coat. Technol., 50, 25 (1991).
- [16] S. J. Bull, *Tribology Internal.*, **30**, 491498, (1997).

Chapter 2

- B. D. Cullity, Elements of X-ray Diffraction (2nd edition, Addison-Wesley, MA), (1978).
- [2] W. K. Chu, J. W. Mayer, and M. A. Nicolet, Backscattering Spectroscopy (Academic press, San Diego, CA), 4, (1978).
- [4] V. G. M. Sivel, J. V. D. Brand, W. R. Wang, H. Mohdadi, F. D. Tichelaar, P. F. A. Alkemade, and H. W. Zandbergen, J of Microscopy, 214, 237-245, (2004).
- [3] L. A. Giannuzzi, F. A. Stevie, Introduction to Focused Ion Beams, (2005).

Chapter 3

- H. Kim, T. Koseki, T. Ohba, T. Ohta, Y. Kojima, H. Sato, and Y. Shimogakia, J. Electrochem. Soc., 152, 594-600 (2005).
- [2] S. K. Bhagat and T. L. Alford, J. Appl. Phys. Lett. 104, 103534 (2008).
- [3]T. L. Alford, L. Chen, and K. S. Gadre, *Thin solid films*, **429**, 248-254 (2003).
- [4] E. Misra and T. L. Alford, J. Appl. Phys. Lett. 87, 172111 (2005).
- [5] Y. Zeng, T. L. Alford, and Y. L. Zon, J. Appl. Phys. Lett. 83, 2 (1998).
- [6] H. C. Kim, and T. L. Alford, *Thin Solid Films*, 449, 6-11 (2004).

[7] S. H. Kwon, O. -K. Kwon, J. -S. Min, and S. -W. Kanga, *J. Electrochem. Soc.*, **153**, 578-581 (2006).

- [8] H. J. Yang, S. Lee, J. B. Park, H. M. Lee, E. G. Lee, C. M. Lee, H. N. Hong, S. Mori, J. H. Lee, and J. G. Lee, *J. Electro. Mater.* **34**, 5 (2005).
- [9] A. Z. Moshfegh, and O. Akhavan, *Thin Solid Films*, **370**, 10-17 (2000).
- [10] E. Kondoh, Japanese J. Appl. Phys. Lett. 43, 3928-3933 (2004).
- [11] S. Bhagat, H. Han, and T. L. Alford, *Thin Solid Films*, **515**, 1998-2002 (2006).
- [12] S. Q. Wang, MRS Bull. 19, 30 (1994).

[13] J. R. Chelikowsky, *Phys. Rev. B*, **19**, 2 (1979).

[14] J. Wang, S. Zhang, H. Wang, P. Xn, D. Iha, and S. Sawasaki, *J. Nanosci. And Nanotech*, **8**, 2613-2617 (2008)

[15] M. Damayanti, J. Appl. Phys. Lett. 88, 044101 (2006).

[16] O. Chyan, T. N. Arunagiri, and T. Ponnuswamy, *J. Electrochem. Soc.*, **150**, 347-350 (2003).

[17] R. Chan, T. N. Arunagiri, Y. Zhang, O. Chyan, R. M. Wallace, M. J. Kim, and T. Q. Hurdc, *Electrochem. and Solid-State Lett.*, 7, 154-157 (2004).
[18] M. V. Raevskaya, I. E. Yanson, A. L. Tatarkina, and I. G. Sokolova, *J. Less Com. Metals*, 132, 237-241 (1987).

[19] W. Joost, A. Das, and T. L. Alford, J. Appl. Phys. Lett. 106, 073517 (2009).

[20] L. R. Doolittle, Nucl. Instrum. Methods, Phys. Res. B9, 334 (1985).

[21] T. L. Alford, L. Chen, and K. S. Gadre, *Thin Solid Films* **429**, 248-254 (2003).

[22] Y. Zeng, Y. L. Zou, T. L. Alford, J. Appl. Phys. 81, 15, (1997).

[23] H. C. Kim, and T. L. Alford, Thin Solid Films, 449, 6-11 (2004).

[24] M. Takeyama, A. Noya, T. Sase, and A. Ohta, *J. Vac. Sci. Technol.*, *B*, **14**, 674 (1996).

[25] G. S. Chen, P. Y. Lee, and S. T. Chen, *Thin Solid Films*, **353**, 264-273 (1999).

[26] T. N. Arunagiri, Y. Zhang, and O. Chyan, J. Appl. Phys. Lett. 86, 083104 (2005).

[27] B. X. Liu, W. S. Lai, and Z. J. Zhang, Adv. Phys. 50, 367 (2001).

[28] Y. Zhang, L. Long, T. N. Arunagiri, O. Ojeda, S. Flores, O. Chyan, and R. M. Wallance, *Electrochem. Solid-State Lett.* **7**, 107 (2004).

[29] K. W. Kwon, H. J. Lee, and R. Sinclair, Appl. Phys. Lett. 75, 935 (1999).

[30] H. R. Gong and B. X. Liu, Appl. Phys. Lett. 83, 4515 (2003).

[31] D.Y. Shih, J. Parasczak, N. Klymko and R. Flitsch, J. Vac. Sci. Technol., A 7, 1402 (1989).

[32] X. He, S. -H. Liang, J. -H. Li, and B. -X. Liu, *Phys. Rev. B*, **75**, 045431 (2007).

Chapter 4

[1] K. L. Mittal, Electrocopm. Sci. and Tech., 3, 21-42 (1976).

[2] M. F. Doerner, D. S. Gardner, and W. D. Nix, *Plastic properties of thin films* (1986).

[3] W. -D. Münz, D. B. Lewis, P. Eh. Hovsepian, C. Schönjahn, A. Ehiasarian, and I. J. Smith, *Surf. Eng.* 17, 15–27 (2001).

[4] P. Eh. Hovsepian, D. B. Lewis, and W. -D. Münz. Surf. Coat. Technol. 133–134, 166–175 (2000).

[5] P. E. Hovsepian, V. N. Kok, A. P. Ehiasarian, A. Erdemir, J. G. Wen, and I. Petrov, *Thin Solid Films*, **447-448**, 7-13 (2004).

[6] A. Karimi, Y. Wang, T. Cselle and M. Morstein, *Thin Solid Films*, **420-421**, 275-280 (2000).

[7] X. D. Li and B. Bhushan, *Thin Solid Films* **315**, 214–221 (1998).

[8] T. W. Scharf and J. A. Barnard, *Thin Solid Films* **308/309**, 340–344 (1997).

[9] W. C. Oliver, G. M. Pharr, J. Mater. Res 19 (2004).

[10] M. Lane, and R. H. Dauskardt, J. Mater. Res., 15, 1 (2000).

[11] C. S. H- Riege and C. V. Thompson, Appl. Phys. Lett. 78, 22, (2001).

[12] S. Hara, T. Kumagai, S. Izumi, and S. Sakai, *Acta Materialia* **57**, 4209–4216 (2009).

- [13] H. Kim, T. Koseki, T. Ohba, T. Ohta, Y. Kojima, H. Sato, and Y. Shimogakia, J. Electrochem. Soc., 152, 594-600 (2005).
- [14] M. Lane, Annu Rev Mater Res 33, 29 (2003).
- [15] M. R. Turner, and A. G. Evans, Acta Mater 44, 863 (1996).

[16] Y. Y. Wang, M. S. Wong, W. J. Chia, J. Rechner and W. D. Sproul *J. Vac. Sci. Technol.*, **16**, 3341 (1998).

[17] J. S. Juneja, P-I Wang, T. Karabacak, and T. -M. Lu, *Thin Solid Films*, **504**, 239-242 (2006).

[18] R. Chan, T. N. Arunagiri, Y. Zhang, O. Chyan, R. M. Wallace, M. J. Kim, and T. Q. Hurd, *Electrochem. and Solid-State Lett.*, 7, 154-157 (2004).

[19] P. Benjamin, and C. Weaver, Royal Soc., 254, 163-176 (1960).

[20] Blees, G. B. Winkelman, A. R. Balkenende, and J.M.J. den Toonder, *Thin Solid Films* **359**, 1-13 (2000).

[21] S. J. Bull, *Tribology International*, **30**, 491-498 (1997).

[22] P. A. Steinmann, Y. Tardy, and H. E. Hintermann, *Thin Solid Films*, **154**, 333-349 (1987).

[23] S. J. Bull, and E. G. -Berasetegui, *Tribology and Interface Engineering*, **51**, 136-165 (2006).

[24] A. A. Volinsky, N. R. Moody, and W. W. Gerberich, *Acta Mater* **50**, 441 (2002).

[25] B. J. Briscoe, E. Pelillo, and S. K. Sinha, *Polymer Engineering Science* **36**, 2996-3005 (1996).

[26] A. K. Bhattacharya, W. D. Nix, Intl. J. of Solid and Str., 24, 1287-1298 (1988).

[27] M. F. Doerner, D. S. Gardner, W. D. Nix, J. of Mater. Res. 1, 6 (1986).

[28] A. K. Sinha and T. T. Sheng, *Thin solid films*, 48, 117 (1978).

[29] R. -M. Keller, S. P. Baker, E. Artz, J. of Mater. Res., 13, 5 (1998).

This document was generated using the Graduate College Format Advising tool. Please turn a copy of this page in when you submit your document to Graduate College format advising. You may discard this page once you have printed your final document. DO NOT TURN THIS PAGE IN WITH YOUR FINAL DOCUMENT!