Static Behavior of Chalcogenide Based Programmable Metallization Cells

by

Saba Rajabi

A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science

Approved July 2014 by the Graduate Supervisory Committee:

Hugh Barnaby, Chair Michael Kozicki Dragica Vasileska

ARIZONA STATE UNIVERSITY

August 2014

ABSTRACT

Nonvolatile memory (NVM) technologies have been an integral part of electronic systems for the past 30 years. The ideal non-volatile memory have minimal physical size, energy usage, and cost while having maximal speed, capacity, retention time, and radiation hardness. A promising candidate for next-generation memory is ion-conducting bridging RAM which is referred to as programmable metallization cell (PMC), conductive bridge RAM (CBRAM), or electrochemical metallization memory (ECM), which is likely to surpass flash memory in all the ideal memory characteristics. A comprehensive physics-based model is needed to completely understand PMC operation and assist in design optimization.

To advance the PMC modeling effort, this thesis presents a precise physical model parameterizing materials associated with both ion-rich and ion-poor layers of the PMC's solid electrolyte, so that captures the static electrical behavior of the PMC in both its low-resistance onstate (LRS) and high resistance off-state (HRS). The experimental data is measured from a chalcogenide glass PMC designed and manufactured at ASU. The static on- and off-state resistance of a PMC device composed of a layered (Ag-rich/Ag-poor) Ge30Se70 ChG film is characterized and modeled using three dimensional simulation code written in Silvaco Atlas finite element analysis software. Calibrating the model to experimental data enables the extraction of device parameters such as material bandgaps, workfunctions, density of states, carrier mobilities, dielectric constants, and affinities.

The sensitivity of our modeled PMC to the variation of its prominent achieved material parameters is examined on the HRS and LRS impedance behavior.

The obtained accurate set of material parameters for both Ag-rich and Ag-poor ChG systems and process variation verification on electrical characteristics enables greater fidelity in PMC device simulation, which significantly enhances our ability to understand the underlying physics of ChG-based resistive switching memory.

i.

Dedicated to my parents

Mr. Manouchehr Rajabi and Mrs. Nasrin Sarabadani

ACKNOWLEDGEMENTS

I would like to thank my advisor, Dr. Hugh Barnaby, who has given me the opportunity and support to research programmable metallization cells. Dr. Hugh Barnaby introduced the PMC to me, and taught me valuable lessons along the way. I also wish to express my appreciation to Prof. Michael Kozicki for developing the PMC technology at ASU and teaching me some of the PMC device theory. I appreciate the support I received from Prof. Dragica Vasileska and also other students of Dr. Barnaby and Dr. Kozicki including Dr. Yago Gonzalez Velo, Mehdi Saremi, Debayan Mahalanabis, Jennifer Taggart and Adnan Mahmoud who manufactured the PMCs. I thank Dr. Arthur Edwards from Air Force Research Laboratory (AFRL) who graciously provided his time and knowledgeable support during writing my journal paper.

			Page
LIS	T OF TAE	BLES	vi
LIS	T OF FIG	URES	vii
NO	MENCLA	TURE	vii
CH	APTER		
1.	INTRO	DUCTION	1
	1.1.	Motivation	1
	1.2.	AgGeSe Glasses	5
	1.3.	PMC Details	5
2.	THEOR	۲Y	7
	2.1.	PMC Structure and Operation	7
	2.2.	Theories of Conduction	11
		2.2.1. Metal ions: Butler-Volmer Equation for Electrode Redox	12
		2.2.1. Metal ions: Mott-Gurney Hopping	13
3.	EXPER	IMENT	14
	3.1.	Fabrication	14
	3.2.	Characterization	17
4.	SIMULA	ATION MODELING	20
	4.1.	Parameter Extraction Approach	20
	4.2.	Results	23
5.	PROCE	SS VARIATION	30
6.	SUMMA	ARY	

TABLE OF CONTENTS

CHAPTER	Page
REFERENCES	

LIST OF TABLES

Table	Page
I	Requirements For NVM Devices For Code Storage
II	Comparison Of Four Emerging Memory Technologies Over Today's Floating Gate Based NVM
	Technologies Used For Code Storage
ш	The Static Device Level Parametric Model For Photodoped And Undoped
	Ge30Se7034
IV	The Static Device Level Parametric Model For Photodoped And Undoped
	Ge30Se7034

LIST OF FIGURES

Figure	Page
1	Write Energy And Switching Speed Of Some Emerged Memory Technologies4
2	Silver Dendrite Bridging Of The Gap8
3	PMC Device Operation
4	Filament Formation And Subsequent Radial Growth9
5	Erase Time Required Based On Written Resistance10
6	Time Required To Erase Based On Erase Voltage11
7	Butler-Volmer Current-Overpotential Curve Showing Cathode And Anode And Totalcurrent13
8	Illustration Of PMC Device Cross-Section With Ag Anode, Ni Cathode And Chalcogenide (Chg)
	Layer Showing The Two Layer Photo- And Unphoto-Doped Chg Structure
9	Top (Planar) View Of A PMC Device With Via Dimension 250 µm By 250 µm16
10	Atomic Profile Of Ag Along The PMC Device Obtained From EDS Measurements, Showing Low
	Ag Count Near The Cathode Side17
11	PMC I-V Characteristic
12	PMC R-V Characteristic
13	Measured HRS Impedance Spectra Of PMC Devices For Three Different Via Diameters (250 $\mu\text{m},$
	400 μm, 500 μm)19
14	Measured LRS Impedance Spectra Of PMC Devices For Three Different Via Diameters (250 $\mu\text{m},$
	400 μm, 500 μm)19
15	The PMC Off-State (HRS) Model21
16	The PMC On-State (LRS) Model21
17	Equivalent RC Circuits Of : (A) HRS PMC With R1, C1 Associated With The Ag-Doped Chg Layer
	And R_2 , C_2 Associated With The Undoped Chg Layer, (B) LRS PMC With R_{on} , C_{on} Associated
	With The Conductive Filament22
18	DFT Band Structure For Crystalline Gese ₂ 25

Figure

19	Calculated DOS For Crystalline Gese2 In The Valence Band (A) And In The Conduction Band	1
(B). In I	Both Cases The Zero Of Energy Is At The Appropriate Band Edge	.26
20	The PMC Simulated Impedance_OFF State_250um	.28
21	The PMC Simulated Impedance_OFF State_400um	.28
22	The PMC Simulated Impedance_OFF State_500um	.28
23	The PMC Simulated Impedance_ON State_250um	.28
24	The PMC Simulated Impedance_ON State_400um	.28
25	The PMC Simulated Impedance_ON State_500um	.28
26	Resistance And Capacitance Vs. Bandgap Of Ag-Poor Region In The OFF State (A, B),	
	Resistance And Capacitance Vs. Bandgap Of Ag-Rich Region In The OFF State (C, D)	.32
27	Resistance And Capacitance Vs. Affinity Of Ag-Poor Region In The OFF State (A, B), Resista	nce
	And Capacitance Vs. Affinity Of Ag-Rich Region In The OFF State (C, D)	.34
28	Resistance And Capacitance Vs. Permittivity Of Ag-Poor Region In The OFF State (A, B),	
	Resistance And Capacitance Vs. Permittivity Of Ag-Rich Region In The OFF State (C, D)	.36
29	Resistance Vs. Bandgap Of Ag-Poor Region In The ON State (A), Bandgap Of Ag-Rich Regio	n In
	The ON State (B)	.38
30	Resistance Vs. Affinity Of Ag-Poor Region In The ON State (A), Affinity Of Ag-Rich Region In	The
	ON State (B)	.39
31	Resistance Vs. Permittivity Of Ag-Poor Region In The ON State (A), Permittivity Of Ag-Rich	
	Region In The ON State (B)	.40

NOMENCLATURE

CBRAM	conductive-bridging random-access memory
ChG	chalcogenide glass
DFT	density function theory
DRAM	dynamic random-access memory
ECM	electrochemical metallization
FEA	finite element analysis
FEM	finite element method
MOS	metal-oxide-semiconductor
NVM	non-volatile memory
PMC	programmable metallization cell
Redox	reduction-oxidation (chemical reactions)
ReRAM /RRAM	resistive random-access memory
TCAD	technology computer aided design

1. INTRODUCTION

1.1. Motivation

The ideal memory is non-volatile one which has the ability of maintaining stored information even when the power to the system has been turned off. NVM has maximal capacity, speed, retention time, endurance, and radiation hardness while also having minimal physical size, energy usage, and cost. Discrete and embedded NVM technologies have therefore been an essential part of electronic systems for the past 30 years. The most popular type of NVM is flash memory. Flash memory is a division of electrically erasable and programmable read only memory (EEPROM) devices with exclusive architecture compromises granularity of write operation to achieve cost and scalability advantage.

Today's nonvolatile memory technologies based on charge storage mechanism are facing serious scaling challenges [1], [2], [3]. Many new main technologies are being assumed for future generation of nonvolatile memory. The key driver is reducing the cost that has considerably increased the bit density 10⁴ times for flash memory over the previous two decades [4]. However there are other minimal requirements that must be covered by an emerged technology before it can be set up as the next generation NVM for code storage applications. Some of these merits are mentioned in Table1 where a typical 65nm NOR flash memory specifications are summarized as a reference [4]. In this table, F is the minimum lithographic feature size. Different manufacturers have different definitions for word, block and sector concepts but usually 16 bits represent 1 word and 64000 words represent one block or sector. SLC and MLC refer to single level and multilevel cell, respectively. The ratio of total chip area devoted to storage cells to the overall chip area is defined as array efficiency. In an SLC only one bit can be stored per physical cell location, but in a MLC, 2 or more bits can be stored per cell. At last, the exact requirements for "high temperature" retention specifications depend on the end market and the memory device usage field. The minimum requirements indicated in this table for future NVM technologies are somewhat arbitrary but are based on the rational assumptions and estimations. Whatever technology that becomes the replacement of today's code storage technologies will have to satisfy the performance metrics and cost minimum limits and also match with today's reliability parameters of different solutions.

Besides, for future scaling and cost reduction, the emerged technology has to solve the difficulties that exist for NVM scaling or provide the MLC storage capability at the same F^2 footprint [3], [4].

Energy and power consumptions are important parameters but the main driver for almost all of today's markets is cost. The core cell operation requirements are essential in assessing any new memory technology for being matched to ultralow-energy applications and they derive from the physics governing data storage mechanism [4].

Requirements for NVM Devices for Code Storage				
	Today's Typical NOR Flash Specifications for Code Storage Applications	Next Generation NVM Technologies' minimal requirements		
Cell Size (for SLC)	9 <i>F</i> ² to 15 <i>F</i> ²	<9 <i>F</i> ²		
Array Efficiency	>60%	>70%		
Program Time	100µs to 500µs per WORD	<10µs per WORD		
Erase Time	500ms to 5s per BLOCK	<5ms per BLOCK		
Write Cycles Allowed	100000	100000		
Read Access Time	<100ns	<50ns		
Retention	10 years at high temp	10 years at high temp		
MLC Capability Requiremetn	YES	YES		

Table I: Requirements for NVM Devices for Code Storage [4]

The storage mechanisms in most of the emerging technologies are common and they are struggling for victory as the next NVM technology [5]-[7], [8]. Four technologies that currently have reached a level of maturity that is beyond simple demonstration of single cell functionality in a laboratory are: magnetoresistive memory (MRAM), phase change memory (PCM), ferroelectric memory (FeRAM), and conductive bridging memory (CBRAM) [4].

- Magnetresistive Memory:

Magnetoresistive random access memories (MRAM) data storage is through modulating the resistance of magnetic tunnel junctions whose resistivity is due to magnetic polarization of thin ferromagnetic layers [9]-[11].

- Phase Change Memory:

Phase change memory (PCM or PRAM) devices store the data as the dielectric resistance change, that can switch between crystalline or amorphous states due to applying voltage or current [14]-[16].

- Ferroelectric Memory:

Ferroelectric random access memories (FeRAM) save information by modulating ferroelectric capacitor polarization and sensing the charge_voltage response [12], [13].

- Conductive Bridging Memory:

Conductive bridging RAM (CBRAM), also known as programmable metallization cell (PMC), solid electrolyte memory, or nano-ionic resistive memory is another family of resistive memory cells saving data by modulating the resistance of a dielectric through transport and reduction of metallic ions [17]-[20].

Table II compares four new memory technologies mentioned above from two points of view. The first is their compatibility to substitute today's NVM technologies regarding improvements in performance, scalability and cost. The second is the operational characteristic of mentioned technologies from integration in subthreshold CMOS point of view. Among these four types of memories, PMC technology is the only technology that has the capability to satisfy more concerns facing flash memory as well as cover the requirements for subthreshold CMOS and ultralow-energy applications. PMC is less mature than the other introduced technologies [4].

The other advantage of CBRAM (ionic memory) is that the cell write energy is much less than other resistive memories [21]. Device switching speed versus write energy is graphed for different memory technologies in Fig. 1 [21]. The size of the circles shows relative voltage of operation. CBRAM can work at lower voltages than some emerged technologies [4].

3

	MRAM	FeRAM	PRAM	CBRAM
Cost(sell size, array, efficiency)	NO	NO	YES	YES
Cost(MLC Capability)	NO	NO	Unknown	YES
Performance (write speed, read speed)	YES	YES	YES	YES
Reliability (endurance, retention)	YES	YES	YES	YES
Compatibility with subthreshold CMOS	NO	NO	NO	YES
Maturity Level	16Mb Production. Niche Markets	2Mb Production. Niche Markets	512Mb Testchips	2Mb Testchips

Table II: Comparison of four emerging memory technologies over today's floating gate based NVM technologies used for code storage [4].



Fig. 1: Write energy and switching speed of some emerged memory technologies [21]

1.2. AgGeSe Glasses

The chalcogenide glasses are favorite semiconductors for many applications. They have used in optical recording [23], fiber optics [24], phase change memory [25], and some other technologies. GeSe glasses have been studied due to their good chemical stability, ready glass formation, and easy synthesis requirements. Se chains and GeSe tetrahedral are the basic structure units that can combine in many ways [22].

The Ge-Se system was the first one in which an intermediate phase formation was shown experimentally by Boolchand et al. [26] and developed more theoretically by Thorpe et al. [27]. In binary $Ge_xSe_{1-x}glasses$, when x is between 0.2 and 0.254, the phase is self organized, while glasses with x less than 0.2 are assumed as floppy and those with x higher than 0.26 are stressed rigid. Dynamic calorimetry measurements on the intermediate phase have shown that such materials do not age [28]. This property is important in their applications.

Adding silver to chalcogenide glasses has attracted extensive attention to the soft condensed matter science [29], [30]. The interest is partly due to the high glass formation tendency in the Ge-Se-Ag ternary, the eight orders of magnitude increase in glass electrical conductivity, and some light-induced effects such as photodeposition, photodiffusion, and photodoping. One of the problems of solid state ionics is still the detailed dynamics of mobile ions in amorphous materials [31], [32]. The Ge-Se-Ag structure has been studied using different methods (extended x-ray-absorption fine structure (EXAFS), differential anomalous x-ray scattering (DAS), x-ray diffraction, neutron diffraction with isotopic substitution, modeled differential scanning calorimetry (MDSC), and Raman spectroscopy). The ternary structure of the Ge-Se-Ag glasses has not yet been totally known. Main properties of the glass structure particularly for Se rich glasses with Se of more than 67% are being studied [32].

1.3. PMC Details

The PMC has many names due to its application including conductive-bridging random-access memory (CBRAM), resistive random-access memory (RRAM/ReRAM), electrochemical metallization memory (ECM), memristor, nano-ionic memory, redox memory, solid-electrolyte memory, and

Nanobridge. The cells switch by formation and dissolution of conductive filaments within a solid-state electrolyte between two electrodes through electrochemical reduction-oxidation reactions and ionic transport. The PMC device is a simple two-terminal structure, comprising a bottom inert electrode, the solid electrolyte, and an oxidizable metal layer, which can also be the top electrode. It can be at high-resistance in the non-bridge off-state or low-resistance in the bridged on-state. The bridge continually can form and dissolve and is effectively stable in high and low resistance states without wasting the static power [43]. PMC covers main features of flash and DRAM including small size, non-volatility, high endurance, multilevel programmability [39], fast random access speed [40], and very low energy usage in comparison with Flash [41], [43]. PMC has been used in memory applications like optics [38], micro-electromechanical systems [36], neuromorphic computing [35], and microfluidics [37].

To fully understand PMC operation and help in getting optimized design, a comprehensive physicsbased model is needed. The other benefit of this model is creating an insight letting the development of a precise compact model for circuit simulation, which is required for efficient circuit design using PMC memories [43].

PMC technology is using in ultralow-energy and subthreshold CMOS applications, but there are many challenges need to be overcome yet. Some of these challenges are: accurate end-of-life reliability models, noise immunity perspectives, proper circuit techniques, operational algorithms to ensure reliable operation, and manufacturing initial volume runner products [43].

This thesis, with the intent of advancing the PMC modeling effort, presents a precise physical model parameterizing PMC's electrolyte materials and checks the process variation effects on those. Chapter 2 provides material and device theory applicable to the PMC as well as some electrical data and imagery of various filament types. Chapter 3 is dedicated to the PMC fabrication process and characterization. Chapter 4 presents a novel precise physical model parameterizing materials associated with both ion-rich and ion-poor layers of the PMC's solid electrolyte, so that captures the static electrical behavior of the PMC in both its low-resistance on-state (LRS) and high resistance off-state (HRS). Chapter 5 shows the effects of process variation on the impedance behavior of the PMC devices through changing the prominent achieved material parameters in both HRS and LRS.

6

2. THEORY

2.1. PMC Structure and Operation

The PMC device is a simple two-terminal structure, comprising a bottom inert electrode, the solid electrolyte, and an oxidizable metal layer, which can also be the top electrode. The solid electrolyte is an ion-conducting resistive material, often comprising a chalcogen-rich germanium-selenide (or -sulfide) chalcogenide glass (ChG) or sometimes oxides. The anode is made of a readily oxidizable metal such as Ag or Cu. The cathode is made of a non-oxidizable metal such as Ni, W or Pt. The memory effect of these materials was first reported in 1976 by Hirose and Hirose [44]. Designs with more layers do also exist [45, 46]. Many chemical compounds have been used as the solid-electrolyte, although they are mostly oxides or chalcogenides. Through a thermal, chemical, or photochemical doping process during fabrication or through an electrical forming process after fabrication, some materials which are being used in electrolyte, such as Ge_xS_y and Ge_xSe_y, start as insulators without mobile ions and become ionic or mixed conductors containing mobile ions [47]. Silver density functional calculations in Ge₂Se₃ have shown that silver will auto-ionize via giving an electron to the conduction band, which makes the ionized Ag atom to transport in the presence of an electric field. This behavior happens in insulators with large numbers of acceptor defect states in the bandgap and narrow-bandgap materials [48].

By applying an electrical field, an electrochemical reaction happens at the anode side that generates silver ions. The ions migrate across the chalcogenide layer and are deposited at the cathode. A metal conductive filament forms that bridges the gap between cathode and anode, and shunts the high resistance electrolyte. So the device goes from high resistance to low resistance (LRS) [49]. Fig 2 is showing a bridged device from the Hirose and Hirose paper [44].

After applying reverse bias, at the beginning of the reset process under reverse electrical bias, because of the enhanced lateral electric field at the top of the filaments, firstly the cations tend to dissolve laterally. At some point the diameter of the filament goes to zero at the top and the reset occurs. So the device returns to its high resistance state (HRS) as the filament breaks and the Ag is deposited back to the top electrode [44].

7



Fig. 2: Silver dendrite bridging of the gap [44]

Fig. 3 is showing how the PMC memory works [49]. When the voltage increases silver oxidizes at the anode and migrates under the electric field to reduce on the cathode ((A) write operation). A silver conductive filament starts to form on the cathode. By increasing the applied voltage, gap will be bridged and. current flow instantly increases, due to a much lower resistance path between the two electrodes which is provided by the conductive filament. ((B) written device).



Fig. 3: PMC device operation [49].

In Fig. 3, as it can be seen the compliance current is set to 25µA. Then by reducing the applied voltage, the filament acts like a resistor and the current-voltage response would be linear at lower voltages. When the applied voltage gets more negative, the silver oxidizes from the filament and migrates back toward the Ag anode until a gap opens in the filament, and silver no longer bridges the electrodes. So the current instantly drops ((C) reset operation). Applying more negative voltages causes most silver returns to the anode ((D) erased device). The resistance of the written state is usually many orders of magnitude lower than that of the erased state, allowing the device to behave as memory [49].

By changing the compliance current, multiple resistance states have been demonstrated [50]. Higher current results in more radial growth of the filament. The filament formation and the redial growth is shown in Fig. 4 [50]. Multiple resistance states mean that we can have multibit storage per cell.



Fig. 4: Filament formation and subsequent radial growth [50].

Possibility of multiple resistance states, means having quantized conductance [51]. The fundamental conductance is $G_0 = 2e^2/h$ and Conductive values may be in multiples of that [51], and it means conductive filaments can be as small as one atom wide. Figs. 5 and 6 are showing the possibility of radial growth of the filament for very low written resistances. It may take more time or voltage to erase for devices with large filament and with large amount of silver. The required time for erasing the cell is depended both on the written resistance and erase voltage of the device [52]. It can be seen from Figs. 5 and 6 that lower erase voltages result in longer erase times [52].



Fig. 5: Erase time required based on written resistance [52].

In many cases, chalcogenide memory is fabricated as a binary chalcogenide, such as Ge_xSe_y . At first write, since Ag migrate the entire gap, it may take more time. For next write operations, since the path has already been formed, it may be faster. Higher silver incorporation into the memory layer speeds up the first write operation [53].



Fig. 6: Time required to erase based on erase voltage [52].

When the device's gap has been bridged, the resistance characteristics are metallic; while in the erased state, the resistance characteristic acts as a semiconductor [44]. The conduction characteristic is important because it strengthens the idea that there is a metallic filament acting as the semiconductor when the device is written. In the erased state, there is no metal conductor.

2.2. Theories of Conduction

Writing process is three steps. The first step is the oxidation at the anode Eq. (1).

$$Ag \to Ag^+ + e^- \tag{1}$$

Next, ions migrate toward the cathode under an electric field. Finally, the ions reduce at the cathode Eq. (2).

So the kinetics of silver ions motion are devided into two parts: the migration of ions through the chalcogenide memory layer modeled by the Mott and Gurney thermally activated ion hopping mechanism[53], and the Butler-Volmer equation modeling the anode and cathode reaction [54].

There is also electron flow in the chalcogenide layer during the write and erase operations. The electron flow mechanisms are [49]:

- Band conduction in the extended states
- Mott's $T^{\frac{1}{4}}$ variable range hopping
- Schottky emission
- Poole-Frenkel emission
- Fowler-Nordheim tunneling

2. 2.1. Metal ions: Butler-Volmer Equation for Electrode Redox[49]

Eq. (3) is the Buttler-Volmer equation, which describes the current when there is oxidation at anode and reduction at cathode [15].

$$I = I_0 \left[\frac{C_0(0,t)}{C_0^*} \exp\left(\frac{a\eta}{kT/q}\right) - \frac{C_r(0,t)}{C_r^*} \exp\left(-\frac{(1+a)\eta}{kT/q}\right) \right]$$
(3)

where I_0 is the exchange current, defined as the equilibrium current from either electrode (the net current flow is zero), and the transfer coefficient α is a 0-1.0 fitting parameter η is the overpotential defined as the potential difference between the applied voltage and zero current equilibrium potential. The PMC device has no current at zero applied potential, so the overpotential is equal to the applied potential to the device. Q is the ion charge. For Ag^+ , it is the elementary charge multiplied by one. $\frac{C_0(0,t)}{C_0^*}$, while $\frac{C_r(0,t)}{C_r^*}$ are the relative surface to bulk concentrations at electrodes. The other exponential term is the anode current. In Fig. 7 the individual cathode and anode current are shown in the typical Butler-Volmer current-overpotential plot [54].



Fig. 7: Butler-Volmer current-overpotential curve showing cathode and anode and total current (i_c and i_a) [54].

2.2.2. Metal Ions: Mott-Gurney Hopping [49]

The ion-transfer process is based on Mott-Gurney hopping [55]. The ion current density-electric field equation for ion hopping is shown in Eq. (4).

$$J = 2qCav.\exp\left(-\frac{w_a^0}{kT/q}\right).\sinh(\frac{aE}{2kT/q})$$
(4)

The equation consists of the concentration of mobile cations C, the hopping rate v, the hopping distance a, and the energy barrier w_a^0 . The hyperbolic sine tends to an exponential at high electric fields, as shown in Eq. (5) [53].

$$J = 2qCav.\exp\left(-\frac{w_a^0}{kT/q}\right).\exp\left(\frac{aE}{2kT/q}\right)$$
(5)

For low electric fields, the equation will have a linear dependence on the electric field, as shown in Eq. (6) [53].

$$J = \frac{qa^2 Cv}{kT/q} \cdot E \cdot \exp\left(-\frac{w_a^0}{kT/q}\right)$$
(6)

3. EXPERIMENT

3.1. Fabrication

The PMC devices studied in this work are integrated onto a test chip, designed and fabricated at Arizona State University's Center for Applied Nano Ionics. The fabrication procedure is as follows:

PMC devices are fabricated on a 100mm (diameter) 0.5mm (thick) p-type Silicon wafer. First, the wafer goes through standard cleaning processes (Acetone and IPA rinse followed by dehydration bake at 120C for 5 minutes). Then, it is loaded into an e-beam evaporator tool (Lesker PVD75 E-beam Evaporator) for deposition of oxide and metal stack (100nm of SiO₂, 100nm of Ni and again 100nm of SiO₂).

The intermediate Ni layer acts as device cathode and the top SiO₂ layer is used for isolation. Then, a photolithography step is performed to pattern the substrate for forming device via(s) on the top SiO2 isolation layer. It then goes through a wet etch step to expose the Ni layer in the via regions. The vias are used either as contact holes to the Ni electrode, i.e., cathode vias, or as "device" vias which define the active area of the PMC. After etching, a second photolithography step is performed to pattern the substrate for deposition of 60 nm Ge₃₀Se₇₀ and 30 nm Ag films. These films are deposited on the vias using a thermal evaporator (Cressington). The wafer is then exposed to UV light (λ = 324 nm, E = 3.82 eV) for 1 hour at a power density of 10 mW/cm² in order to allow Ag photo-doping of the chalcogenide film. Photodiffusion of silver is one of the most interesting effects that occur in chalcogenide glass films as it dramatically changes the properties of the starting material [20, 21]. Exposing PMCs to UV light causes Ag incorporation from the anode into the chalcogenide glass. This photo-induced doping changes the electric properties of the glass from dielectric to solid-state electrolyte and ensures repeatable switching behavior [22-24]. An additional 35 nm of Ag is then deposited on top of the silver-doped Ge₃₀Se₇₀ layer to create the device anode. A lift off and the third photolithography step follows by to pattern the substrate for final metal pad depositions. For the current devices, a stack of 800nm AI, 10nm of Cr and 150nm of Au is used to form the metal pads. The metal pad formation step completes with a final lift off step which prepares the device ready for a post processing annealing step at 120° C for 60 minutes.

As we know, bias-dependent transport of Ag (or Cu) ions, via the application of a voltage or current across the electrodes, and electrochemical reduction-oxidation (redox) reactions allow Ag- or Cu-rich filaments to be grown or dissolved in the active film where ions conduct [63-70, 71-74]. In order to reduce the energy needed for filament growth or dissolution, electrochemically active metal is typically introduced into the film during fabrication when a metal/glass bilayer is exposed to light in a process known as photodoping. Exposure to photons of ultra-violet (UV) light causes metal to diffuse into the film and form ternary phases that extend into the film from the active metal side. Within this photo-doped, metal-rich region, the film resistivity is many orders of magnitude less than undoped glass [75]. However, even with metal concentrations as high as tens of atomic percent, these metal doped chalcogenide films have resistivities that are still many orders of magnitude higher than the metallic filaments [76].

After a typical photo-doping process involving Ag and a ChG, the resulting structure comprises an Agrich ternary layer extending from the active Ag anode and a region of relatively undoped (high resistivity) glass, as illustrated in Fig. 8. Photo-doping can be used in PMC processing to produce such a layered structure and thereby reduce the span of undoped material over which a filament must be grown. Reducing the thickness of material to be bridged decreases the switching voltage and filament formation time.



Fig. 8: Illustration of PMC device cross-section with Ag anode, Ni cathode and chalcogenide (ChG) layer showing the two layer photo- and unphoto-doped ChG structure.



Fig. 9: Top (planar) view of a PMC device with via dimension 250 µm by 250 µm.

Fig. 8 illustrates a cross section of the PMC device. Fig. 9 shows the top-view of a PMC test device with via dimension of 250 μ m by 250 μ m. Such relatively large devices were used to reduce the effects of parasitics in the probe pads and metallization.

Photo-doping of silver into the ChG film dramatically changes the properties of the material [77, 78]. Fig. 10 shows the Ag atomic profile along the cross section of the PMC device after the photo-doping process, where the solid line represents the actual data obtained from energy dispersive spectroscopy (EDS) measurements, and the dashed line represents the trend line. The inclusion of Ag into the ChG film changes its electrical properties from dielectric to solid-state electrolyte. This improves the material stability and repeatability of resistive switching [79-81]. Capturing the impact of Ag incorporated into the glass is critical to accurate parameterization of the PMC device.



Fig. 10. Atomic profile of Ag along the PMC device obtained from EDS measurements, showing low Ag count near the cathode side.

3.2. Characterization

The data shown in Figs. 11 and 12 were obtained from measurements on a PMC device integrated onto a test chip, designed and fabricated at Arizona State University's Center for Applied Nano ionics. Current versus voltage (I-V) data (Fig. 11) is recorded by an Agilent 4156C Precision Semiconductor Parameter Analyzer. The test performed is a double DC voltage sweep from -0.5V to 0.5V and back to -0.5V with 5 mV steps at a rate of 1 V/s and a compliance current limit of 50 μ A. The PMC is initially OFF, switched to ON and then returned to OFF. The write and erase threshold voltages for this device are approximately 150 mV and -60 mV, respectively. The OFF resistance is 36.6 MΩ at 10 mV. The ON resistance is 26.2 kΩ at 10 mV. The OFF/ON resistance ratio is 1.40E3. Note that when the current is at the 50 μ A limit the displayed voltage continues along the set DC sweep, but the actual voltage is reduced. The R-V data in Fig. is calculated with the displayed voltage and is therefore erroneous where the current is limited.



Fig. 11: PMC I-V characteristic



Fig. 12: PMC R-V characteristic

The impedance spectra data on PMC devices with three different via diameters (250 μ m, 400 μ m and 500 μ m) are obtained using an Agilent 4284A LCR meter for the frequency range of 20 Hz to 1 MHz with an AC small signal voltage of 10 mV_{RMS} applied across the device in both HRS and LRS.

Electrochemical impedance spectroscopy (EIS or IS) has been previously used to characterize different nano-devices and thin films [82-85]. Here the impedance spectra data are plotted as Cole-Cole plots for PMC devices in both HRS and LRS.

In Cole-Cole plots [86-88], the negative of the imaginary part of the impedance is represented as a function of the real part of the impedance. Figs. 13 and 14 show the Cole-Cole plots obtained for devices with three different via diameters in both HRS and LRS, respectively.



Fig. 13: Measured HRS impedance spectra of PMC devices for three different via diameters (250 μm, 400 μm, 500 μm)



Fig. 14: Measured LRS impedance spectra of PMC devices for three different via diameters (250 μ m, 400 μ m, 500 μ m)

4. SIMULATION AND MODELING

Material parameters associated with both the Ag-rich (photo-doped) and Ag-poor (unphoto-doped) layers in the ChG film are not well known. A precise physical model that captures the electrical behavior of the PMC in both its low-resistance on-state (LRS) and high resistance off-state (HRS) has therefore yet to be developed.

The primary objective of this work is to model the PMC with a device simulator and extract material parameters associated with the ChG film when the device is in its HRS and LRS.

Extraction is performed by adjusting these parameters, which include material bandgaps, affinities, dielectric constants, carrier mobilities and effective state densities, in order to fit simulation results to electrical data on actual PMC devices. These extracted values are compared to first principles calculations on GeSe films, as well as results reported in literature. Obtaining an accurate set of material parameters for both Ag-rich and Ag-poor ChG systems enables greater fidelity in PMC device simulation, which significantly enhances our ability to understand the underlying physics of ChG-based resistive switching memory.

4.1. Parameter Extraction Approach

After processing, the PMC structure may be described as a non-uniformly doped electrolyte with a significantly reduced Ag doping concentration close to the bottom Ni electrode. As can be seen from the Ag atomic profile shown in Fig. 12, the Ag concentration in the Ge₃₀Se₇₀ is relatively low up to 5 nm from the cathode contact. This low Ag concentration will result in a high resistivity layer which will dominate the off state resistance of the PMC. During the write process (HRS to LRS switching), Ag⁺ ions from the anode and from the Ag-rich photo-doped layer contribute to the formation of the metal filament along the length of the device, included in the lightly-doped region.

In order to extract parameters for the film in both its HRS and LRS, the ATLAS device simulator from the Silvaco suite of simulation tools is used to perform three-dimensional finite difference modeling on the structures. For the HRS case, two layers are defined, one Ag-rich region (Ag-Ge₃₀Se₇₀) with 55 nm thickness and one Ag-poor (un-photodoped Ge₃₀Se₇₀) with a thickness of 5 nm. For the LRS model, the

structure must be modified to include another region as a grown conductive Ag filament across both layers in the electrolyte. The diameter of this filament in the model is estimated at 5 nm from the on-state resistance data and conductivity values obtained for Ag filaments at room temperature from previous works [89, 90].

The cylindrical TCAD structures used for the HRS and LRS models are shown in Figs. 15 and 16.



Fig. 15: The PMC off-state (HRS) model



Fig. 16: The PMC on-state (LRS) model

Finally, in order to complete parameterization, both HRS and LRS device conditions are modeled with the RC networks (Fig. 17). Fig. 17(a) shows that when the PMC is in the HRS, it can be modeled as a passive RC network composed of two parallel RC configurations. The HRS RC configuration composed of R1 and C1 determines the impedance of the photo-doped layer of the chalcogenide film. The R2 and C2 configuration is related to the un-photodoped chalcogenide layer.



Fig. 17: Equivalent RC circuits of : (a) HRS PMC with R_1 , C_1 associated with the Ag-doped ChG layer and R_2 , C_2 associated with the undoped ChG layer, (b) LRS PMC with R_{on} , C_{on} associated with the conductive filament.

In the LRS, the resistance across the chalcogenide film can be assumed to be dominated by the resistance of the conductive filament and thus the LRS PMC can be modeled as one parallel RC circuit as it is shown in Fig. 17(b).

By fitting the HRS and LRS equivalent circuit impedance formulas to the experimental data, all resistance and capacitance values related to the Ag-poor, Ag-rich and conducting filament regions can be extracted. After extraction of the equivalent RC network parameters in both HRS and LRS, parameters for doped and un-doped ChG films are determined by adjusting material constants used by the simulator in order to fit the extracted resistance and capacitance values. These constants include bandgap, density of states in conduction and valence bands, affinity, intrinsic carrier concentration, electron and hole mobility and dielectric constant for the Ag-rich and Ag-poor regions as well as the filament parameters in the LRS case.

4.2. Results

All the resistance and capacitance values related to the Ag-poor chalcogenide, Ag-rich chalcogenide, and conducting filament layer for PMCs with via diameters of 250 μ m, 400 μ m and 500 μ m are obtained from the data and reported in Table IV.

Table IV: The HRS and LRS passive elements of the PMC equivalent RC circuit model for different via

	1		
Via Diamater	250µm	400µm	500µm
Sizo	-	-	-
Size			
$R_1(\Omega)$	5×10^{3}	4.8×10^{3}	2.1×10^{3}
	010	110 10	
P(0)	2×10^{5}	1.8×10^{5}	1.2×10^{5}
<i>n</i> ₂ (s ₂)	2×10	1.0 × 10	1.2 × 10
C(E)	2×10^{-8}	$2 E \times 10^{-8}$	7.7×10^{-8}
$c_1(r)$	2 × 10	5.5×10	7.7 × 10
C(E)	2.6×10^{-9}	0.1×10^{-9}	1.2×10^{-8}
$L_2(F)$	5.0 × 10	9.1 X 10	1.5 × 10
	0.0 + 1.03	6.4	F D + + 1 O ³
$R_{on}(\Omega)$	9.8×10^{3}	6.4×10^{3}	5.3×10^{3}
<i>a</i> (F)	2.2.1.2-9	50 10-8	1.1
$C_{on}(F)$	2.9×10^{-9}	7.2×10^{-9}	1.1×10^{-6}
	1		

sizes

From capacitance values, the dielectric constant of each photo-doped (Ag-rich) ChG layer and unphotodoped (Ag-poor) ChG layer can be obtained using the Eq. (7)

$$C = \frac{k\varepsilon_0 A}{t_l} \tag{7}$$

Where, A is the via/device area, t_l is the thickness of that layer, and k is the semiconductor dielectric constant used in that layer.

The on-state resistance for all the PMCs with three different via sizes does not seem to be strongly dependent on via size. This non-scalability can be attributed to the fact that R_{on} is determined by the

resistance of the conductive Ag-filament formed across the film, which is likely independent of the device area. So in our simulation an Ag metallic filament with 5 nm diameter and conductivity of $5 \times 10^3 \Omega^{-1}$ cm⁻¹ [89, 90] is used to model the LRS resistance across the chalcogenide film. The filament diameter is calculated from Eq. (8)

$$d = 2\sqrt{\frac{\rho \cdot l}{\pi \cdot R_{\rm on}}} \tag{8}$$

Where, ρ is the filament resistivity, *I* is length of the filament, and R_{on} is the on-state resistance.

By adjusting the material parameters used by the ATLAS simulator to fit the experimental data, parameters for the Ag-rich and Ag-poor regions have been extracted and reported in Table V. These values are in good agreement with those from previous works [89-95]. For example, the bandgap and affinity difference between Ag-poor Ge₃₀Se₇₀ and Ag-rich Ge₃₀Se₇₀ regions is 0.3 eV which is similar to values reported in [92].

Effective densities of states were obtained from density functional theory (DFT) calculations, in the generalized gradient approximation, applied to crystalline GeSe₂. We used QUEST, a local orbital code that uses double-zeta-quality basis functions plus polarization basis elements. We also used the Perdew-Burke-Ernzerhoff (PBE) exchange-correlation functional [96], Hamann pseudopotentials [97], and Monkhorst-Pack k-space gridding [98].

The effective density of states was obtained from equations in standard semiconductor theory (see, for example, Ref. [99]), starting from Eq. (9) which is valid in the conduction band.

$$n = \int_{E_c}^{\infty} n(E) \cdot f(E) d(E)$$

(9)

Here n(E) is the density of states in the conduction band, f(E) is the probability of occupation, i. e. the Fermi-Dirac distribution function, and E_c is the energy at the conduction band edge. The standard analysis then assumes parabolic band structure, so that Eq. (10) can be written

$$n = \frac{2N_c}{\sqrt{\pi}} F_{\frac{1}{2}}(\eta_c) \tag{10}$$

Where N_c is an effective density of states, $F_{\frac{1}{2}}(\eta_c)$ is the order ½ of Fermi-Dirac integral, η_c is $(\varepsilon_F - E_c)/k_BT$, ε_F is the Fermi level, E_c is the energy at the conduction band edge, k_B is Boltzmann's constant, and *T* is the absolute temperature.

For non-degenerate semiconductors, Eq. (11) reduces to

$$n = N_c \exp(\frac{\varepsilon_F - E_c}{KT}) \tag{11}$$

There is an analogous expression for N_V , the effective density of states in the valence band. Because the band structure in Ge-Se compounds can be non-parabolic, we evaluated Eq. (9) using the calculated, DFT density of states (DOS), and then took advantage of Eq. (11) to evaluate N_c . Reliable values of N_c and N_V required a dense Monkhorst-Pack grid (2034 k-points in a 48-atom unit cell). The calculated DOS in the valence and conduction bands are shown in Fig. 19. The values used for N_c and N_V in the simulations reflect the slopes of each DOS function, which, in turn, reflect the curvatures at the respective band edges, shown in Fig. 18. As expected, the effective density of states in the valence band is much larger (~10X), reflecting the nearly flat valence band edge.

The intrinsic electron concentration reported in Table V is calculated using the obtained values for N_c and N_v as

$$n_i = \sqrt{N_c N_v} \exp(\frac{-E_G}{2KT}) \tag{12}$$

The charge carrier drift mobility values in low conductivity materials of disordered structure are independent of technology. In our model we assumed very low mobility for the electrons and a hole mobility of 100 cm²/Vs at room temperature, which is similar to values reported in [95].



Fig. 18: DFT band structure for crystalline GeSe₂.





(b)

Fig. 19: Calculated DOS for crystalline GeSe2 in the valence band (a) and in the conduction band (b). In both cases the zero of energy is at the appropriate band edge.

	Ag-poor Ge ₃₀ Se ₇₀	Ag-rich Ge ₃₀ Se ₇₀	Ag metallic filament
Bandgap (eV) ^a	1.86	1.56	_
Affinity (eV) ^b	3.05	3.35	_
Density of States in Conduction Band (per cc)	1×10^{19}	1×10^{19}	_
Density of States in Valence Band (per cc)	1×10^{20}	1×10^{20}	_
Intrinsic Carrier Concentration (per cc)	2.52× 10 ⁶	7.61×10 ³	_
Electron Mobility (cm²/Vs) د	1×10 ⁻⁵	1×10 ⁻⁵	_

Table V: The static device level parametric model for photodoped and undoped Ge30Se70

Hole Mobility (cm ² /Vs) ^d	10	10	_
Dielectric Constant	40.9	1.7×10^{3}	_
Conductivity (Ω^{-1} . cm ⁻¹)	_	_	5×10^{3}

The parameter values achieved in this work's model are in good agreement with those from below

mentioned works:

a Ref. [91, 92] b Ref. [93] c, d Ref. [95] f Ref. [89, 90]

Figs. 20-25 show the real and imaginary parts of the impedances versus frequency (from 10Hz to 1MHz) for both HRS and LRS of the simulated PMC devices with via diameters of 250 μ m, 400 μ m and 500 μ m.



Fig. 20: The PMC simulated impedance



Fig. 21: The PMC simulated impedance



Fig. 22: The PMC simulated impedance



Fig. 23: The PMC simulated impedance



Fig. 24: The PMC simulated impedance



To see how well the simulation results are correlated with the impedance spectra data, the measured data are also shown on the same figures. At low frequencies from real part $R_1 + R_2$ for the off state and R_{on} for the on state can be extracted.

Since we know in a parallel RC circuit the maximum for the imaginary part happens at $\omega = \frac{1}{\sqrt{RC}}$, from figs. 27-32, C_1 , C_2 and also C_{on} can be estimated. The excellent fit between simulation and impedance experiment data shows the accuracy of our model in parametrizing the Ag-rich and Ag-poor Ge₃₀Se₇₀ material for next PMC static behavior studies.

5. PROCESS VARIATION

The effects of process variation on the impedance behavior of the PMC devices through changing the prominent achieved material parameters of our model in this chapter have been studied. For the ON state, based on our simulations, the conductive filament resistance is dominant compared to Ag-poor and Ag-rich regions' resistances. Besides, the added filament does not change the capacitance values in comparison with the OFF state. Here we just see the effects of fluctuation of some of our presented model parameters on the impedance behavior of the PMC device.

At first, the effect of bandgap fluctuation of each region is studied. By comparing Fig. 26(a) and Fig. 26(c), it can be concluded that the resistance dependency on the fluctuation of Ag-rich bandgap is dominant. This is because the thickness of Ag-rich region (55 nm) is much larger than that of Ag-poor region (5 nm). The bandgap fluctuation dependency of the capacitance for each region is shown in Fig. 26(b) and Fig. 26(d). The effect of fluctuation of affinity of each region on the resistance and capacitance is shown in Fig. 27. Based on Table V, the affinity of Ag-poor region (3.05 eV) is higher than that of Ag-rich region (3.35 eV). Therefore, by increasing the affinity of Ag-poor region, the conduction band of Ag-poor region approaches to that of Ag-rich region and consequently, the barrier height at the interface decreases. This is the reason of why the resistance reduces by increasing the Ag-poor affinity based on Fig. 27(a). On the opposite side, when the affinity of Ag-rich region increases, the barrier height at the interface of two regions increases, therefore; the resistance changes based on Fig. 27(c). In comparison with the affinity of Ag-poor region, the effect of Ag-rich affinity is dominant and significantly changes the resistance with several orders of magnitudes. Fig. 28 shows the effect of fluctuation for the permittivity of each region on the resistance and capacitance.







(b)







(d)

Fig. 26: Resistance and capacitance vs. bandgap of Ag-poor region in the OFF state (a, b), resistance and capacitance vs. bandgap of Ag-rich region in the OFF state (c, d).





(b)







(d)

Fig. 27: Resistance and capacitance vs. affinity of Ag-poor region in the OFF state (a, b), resistance and capacitance vs. affinity of Ag-rich region in the OFF state (c, d)





(b)







(d)

Fig. 28: Resistance and capacitance vs. permittivity of Ag-poor region in the OFF state (a, b), resistance and capacitance vs. permittivity of Ag-rich region in the OFF state (c, d)

6. SUMMARY

In this work, we have developed and verified a precise physical model that captures the electrical behavior of programmable metallization cell devices in both their low resistance on-state and high resistance off-state. The parameter extraction has been performed by adjusting material parameters used for numerical device simulations to calibrate the model to the results of electrical measurements on actual PMC devices with different via areas.

The effects of process variation, which is an important consideration especially in nano-scaled memory devices, on the obtained parametric model for the static impedance behavior of the PMC memory for three different via sizes have been investigated. Among the parameters, the fluctuations of the Ag-rich ChG bandgap and affinity change the OFF-state resistance fundamentally.

Obtaining an accurate set of material parameters for both Ag-rich and Ag-poor ChG systems and investigating the process variation of the achieved model enables greater fidelity in PMC device simulation, which significantly enhances our ability to understand the underlying physics of ChG-based resistive switching memory.

REFERENCES

- [1] International Technology Roadmap for Semiconductors, 2011 PIDS Update.
- [2] K. Kim and J Choi, "Future outlook of NAND flash technology for 40nm node and beyond," in *Proc.* 21st *Non-Volatile Semicond Memory Workshop, 2000,* p. 9.
- [3] Numonyx StrataFlash Embedded Memory (P30-65 nm) Datasheet.
- [4] Narbeh Derhacobian, Shane C. Hollmer, Nad Gilbert, Michael N. Kozicki, "Power and Energy Perspectives of Nonvolatile Memory Technologies", *Proc. IEEE*, vol. 98, No. 2, 2010.
- [5] H. Goronkin and Y. Yang, "High performance emerging solid state memories," MRS Bull. p. 805, 2004.
- [6] G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalacrishnan, and R. S. Shenoy, "Overview of candidate device technologies for storage class memory," *IBM J. Res. Develop.*, vol. 52, p.449, 2008.
- [7] G. Mueller, T. Happ, M. Kund, N. Gill Yong Lee Nagel, and R. Sezi, "Status and outlook of emerging nonvolatile memory technologies," in *IEDM Tech. Dig.*, 2004.
- [8] International Technology Roadmap for Semiconductors, 2011 ERD Update.
- [9] S. Tehrani, "Status and outlook of MRAM memory technology," in IEDM Tech. Dig., 2006.
- [10] S. Tehrani, J. M. Slaughter, M. Deherrera, B. N. Engel, N. D. Rizzo, J. Salter, M. Durlam, R. W. Dave, J. Janesky, B. Butcher, K. Smith, and G. Grynkewich, "Magnetoresistive random access memory using magnetic tunnel junctions," *Proc. IEEE*, vol. 91, p. 703, 2003.
- [11] S. Ikeda, J. Hayakawa, F. Young Min Lee Matsukura, Y. Ohno, T. Hanyu, and H. Ohno, "Magnetic tunnel junctions for spintonic memories and beyond, " *IEEE Trans. Electron Devices*, vol. 54, p. 991, 2007.
- [12] T. Hayashi, Y. Igarashi, D. Inomata, T. Ichimori, T. Mitsuhashi, K. Ashikaga, T. Ito, M. Yoshimaru, M. Nagata, S. Mitarai, H. Godaiin, T. Nagahama, C. Isobe, H. Moriya, "A novel stack capacitor cell for high density FeRAM compatible with CMOS logic," in *IEDM Tech. Dig.*, 2002.
- [13] H. P. McAdams, R. Acklin, T. Blake, J. Xiao-Hong Du Eliason, J. Fong, W. F. Kraus, K. A. Ning Qian Yunchen Qiu Remack, "A 64-Mb embedded FRAM utilizing a 130-nm 5LM Cu/FSG logic process," *IEEE J. Solid State Cir.*, vol. 39, p. 667, 2004.
- [14] S. Lai, "Current status of phase change memory and its future," in IEDM Tech. Dig., 2003.
- [15] H. Horri, J. H. Yi, J. H. Park, Y. H. Ha, "A novel cell technology using N-doped GeSbTe films for phase change RAM," in *Symp. VLSI Techn. Tech. Dig.*, 2003.
- [16] S. Kang, W. Y. Chao, B.H. Cho, K. J. Lee, "A 0.1-um 1.8-V 256-Mb phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation," *IEEE J. Solid State Cir.*, vol. 42, p. 210, 2007.

- [17] M. N. Kozicki M. Mira Park Mitkova, "Nanoscale memory elements based on solid state electrolytes," *IEEE Trans. Nanotechnol.*, vol. 4, p. 331, 2006.
- [18] M. N. Kozicki, M. Balakrishnan, C. Gopalan, C. Rantnakumar, and M. Mitkova, "Programmable metallization cell memory based on Ag-Ge-S and Cu-Ge-S solid electrolytes", in *IEEE Non-Volatile Memory Technol. Symp. tech. Dig.*, 2005, p.89.
- [19] M. Kund, G. Beitel, C. U. Pinnow, T. Rohr, J. Schumann, R. Symanczyk, K. D. Ufert, and G. Muller, "Conductive bridging RAM (CBRAM): an emerging non-volatile memory technology scalable to sub 20 nm," in *IEDM Tech. Dig.*, 2005.
- [20] R. Symanczyk, R. Dittrich, J. Keller," Conductive bridging RAM development from single cells to 2 Mb arrays," in IEEE Non-Volatile Memory technol. Symp. Tech. dig., 2007, p. 70.
- [21] An Chen, "Ionic Memories: Status and challenges," in 9th Annual Non-Volatile Memory Technology Symposium (NVMTS), Pacific Grove, CA.
- [22] De Nyago Tefen, D. A. Darbold, and M. Mitkova, "Silver transport in GeSe: Ag materials: Ab initio simulation of a solid electrolyte", in *Physical Review* B 72, 054206, 2005.
- [23] M. Mitkova, in Amorphous Semiconductors and Insulators, edited by P. Boolchand (World Scientific Press Ltd., Singapore 2000),p. 813.
- [24] I. D. Aggarwal, J. S. Sanghera, J. Optoelectron. Adv. Mater. 4, 665, 2002.
- [25] S. R. Ovshinshki, in Non-Crystalline Materials for Optoelectronics, edited by G. Lucovsky and M. Popescu (INOE, Bucharest, 2004), p.1.
- [26] P. Boolchand, D. G. Georgiev, and B. Goodman, J. Optoelectron. Adv. Mater. 4, 823, 2002.
- [27] M. F. Thorpe, D. J. Jacobs, M. V. Chubnsky, and J. C. Philips, J. Non-Crys. Solids 266, 859, 2000.
- [28] P. Boolchand, D. G. Georgive, and M. Micolaunt, J. Optoelectron. Adv. Mater. 4, 823, 2002.
- [29] M. Mitkova, Yu Wang, and P. Boochland, *Phys. Rev. Lett.* 83, 3848, 1999.
- [30] Y. Wang, M. Mitkova, D. G. Georgiev, S. Mamedov, and P. Boolchand, J. Phys.: Condens. Matter 15, S1573-S1584, 2003.
- [31] C. A. Angell, Annu. Rev. Phys. Chem. 43, 693, 1992.
- [32] De Nyago Tefan, D. A. Drabold, and M. Mitkova, J. Phyc. Rev. B 72, 054206, 2005.
- [33] S. R. Baliga, M. Ren and M. N. Kozicki, "Self-healing interconnects for flexible electronics applications," *Thin Solid Films*, vol. 519, pp. 2339-2343, 1/31, 2011.
- [34] L. Gao, F. Alibart and D. B. Strukov, "Programmable CMOS/Memristor Threshold Logic," Nanotechnology, IEEE Transactions On, vol. 12, pp. 115-119, 2013.
- [35] M. Suri, O. Bichler, D. Querlioz, G. Palma, E. Vianello, D. Vuillaume, C. Gamrat and B. DeSalvo, "CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory

(cochlea) and visual (retina) cognitive processing applications," in *Electron Devices Meeting* (*IEDM*), 2012 *IEEE International*, 2012, pp. 10.3.1-10.3.4.

- [36] S. Je, J. Kim, J. C. Harrison, M. N. Kozicki and J. Chae, "In situ tuning of omnidirectional microelectromechanical-systems microphones to improve performance fit in hearing aids," *Appl. Phys. Lett.*, vol. 93, pp. 123501, 22 September 2008, 2008.
- [37] M. N. Kozicki, P. Maroufkhani and M. Mitkova, "Flow regulation in microchannels via electrical alteration of surface properties," *Superlattices and Microstructures*, vol. 34, pp. 467-473, 0, 2003.
- [38] M. Mitkova, M. N. Kozicki, H. C. Kim and T. L. Alford, "Crystallization effects in annealed thin Ge– Se films photodiffused with Ag," J. Non Cryst. Solids, vol. 352, pp. 1986-1990, 6/15, 2006.
- [39] M. Kund, G. Beitel, C. -. Pinnow, T. Rohr, J. Schumann, R. Symanczyk, K. -. Ufert and G. Muller, "Conductive bridging RAM (CBRAM): An emerging non-volatile memory technology scalable to sub 20nm," in *Electron Devices Meeting*, 2005. *IEDM Technical Digest. IEEE International*, 2005, pp. 754-757.
- [40] S. Dietrich, M. Angerbauer, M. Ivanov, D. Gogl, H. Hoenigschmid, M. Kund, C. Liaw, M. Markert, R. Symanczyk, L. Altimime, S. Bournat and G. Mueller, "A Nonvolatile 2-Mbit CBRAM Memory Core Featuring Advanced Read and Program Control," *Solid-State Circuits, IEEE Journal Of,* vol. 42, pp. 839-845, 2007.
- [41] N. Derhacobian, S. C. Hollmer, N. Gilbert and M. N. Kozicki, "Power and Energy Perspectives of Nonvolatile Memory Technologies," *Proceedings of the IEEE*, vol. 98, pp. 283-298, 2010.
- [42] "ITRS 2012 update overview," International Technology Roadmap for Semiconductors, 2012.
- [43] H. Barnaby, A. Edwards, D. Oleksy and M. N. Kozicki, "Finite element modeling of ag transport and reactions in chalcogenide glass resistive memory," in *Proceedings of the 2013 IEEE Aerospace Conference*, 2013.
- [44] Yoochi Hirose and Hiruo Hirose, "Polarity-dependent memory switching and behavior of Ag dendrite in Ag photodoped amorphous As2S3 films," *Journal of Applied Physics*, vol. 47, no. 6, pp. 2767-2772, June 1976.
- [45] I. Valov, R. Waser, J. R. Jameson and M. N. Kozicki, "Electrochemical metallization memories fundamentals, applications, prospects," *Nanotechnology*, vol. 22, pp. 254003, 2011.
- [46] A. S. Oblea, A. Timilsina, D. Moore and K. A. Campbell, "Silver chalcogenide based memristor devices," in *Neural Networks (IJCNN), the 2010 International Joint Conference On,* 2010, pp. 1-3.
- [47] I. Valov and M. N. Kozicki, "Cation-based resistance change memory," J. Phys. D, vol. 46, pp. 074005, 2013.
- [48] A. H. Edwards and K. A. Campbell, "Density functional study of ag in Ge₂Se₃," in Non-Volatile Memory Technology Symposium (NVMTS), 2009 10th Annual, 2009, pp. 1-7.
- [49] Kyle Bradley Campbell, "Investigation of conduction mechanisms of Ion-Conducting, bridging memory devices (CBRAM/PMC/ECM)", August 2012.

- [50] U. Russo, D. Kamalanathan, D. Ielmini, A. L. Lacaita, and M. N. Kozicki, "Study of multilevel programming in programmable metallization cell (PMC) memory" *IEEE Trans. on Electron Devices*, volvol. 33, no. 2, pp. 257-259, Feb 2012.
- [51] John R. Jameson et al, " Quantized conductance in Ag/GeS2/W conductive-bridge memory cells," IEEE Device Letters, vol. 33, no. 2, pp. 257-259, Feb 2012.
- [52] Deepak Kamalanthan, Ugo Russo, Daniele lelmini, and M. N. Kozicki, "Voltage-driven on-off transition and tradeoff with program and erase current in programmable metallization cell (PMC) memory," *IEEE Electron Device Letters*, vol. 30, no. 5, pp. 553-555, 2009.
- [53] Rainer Waser, Regina Dittmann, and Kristof Szot, "Redox-Based Resistive Switching Memories -Nanoionic Mechanisms, Prospects, and Challenges," *Adv. Mater.*, vol. 21, pp. 2632-2663, , 2009.
- [54] A. Brad and L. Faulkner, *Electrochemical Methods: fundumentals and applications,* 1st ed. New York, United State of America: John Wiley and sons, 1980.
- [55] J. J. O'Dwyer, " The theory of Electrical Conduction and breakdown" in Solid Dielectrics. Oxford: Clarendon Press, 1973.
- [56] J. G. Simmons and R. R. Verderber, "New conduction and reversible memory phenomena in thin insulating films", *Royal Society A, Mathematical and Physical Sciences*, vol. 301, no. 1464, pp. 77-102, Oct 1967.
- [57] P. R. Emtage and W. Tantraporn, "Schottky emission through thin insulating films," *Physical Review Letters*, vol. 8, no. 7, pp. 267-268, Apr 1962.
- [58] M. Lj. Napijalo, "Temperature dependence of electric permittivity of linear dielectrics with ionic and polar covalent bonds", *Journal of Physics and Chemistry of solids*, vol. 59, no. 8, pp. 1255-1258, Aug 1998.
- [59] Jai Singh and Koichi Shimakawa, Advances in Amorphous Semiconductors, FL, USA: CRC Press, vol. 5, 2003.
- [60] J. Frenkel, "On Pre-breakdown phenomena in insulators and electronic semiconductors", *Physical Review*, vol. 54, pp. 647-648, 1938.
- [61] M. Lenzlinger and E. H. Snow, "Fowler-Nordheim Tunneling into Thermally Grown SiO2", *Journal of Applied Physics*, vol. 40, no. 1, pp. 278-283, 1969.
- [62] A. K. Agarwal, S. Seshadry, and L. B. Rowland, "Temprature dependence of Fowler Nordheim current in 6H- and 4H-Sic MOS capacitors," *IEEE Electron Device Letters*, vol. 18, no. 12, pp. 592-594, 1997.
- [63] M. N. Kozicki, M. Mitkova, M. Park, M. Balakrishnan, C. Gopalan, "Information storage using nanoscale electrodeposition of metal in solid electrolytes," *Superlattices and Microstructures*, vol. 34, pp. 459-465, December 2003
- [64] M.N. Kozicki, M. Park, M. Mitkova, "Nanoscale memory elements based on solid state electrolytes," *IEEE Trans. Nanotechnology*, vol. 4, no. 3, pp. 331–338, May 2005.

- [65] I. Valov, M.N. Kozicki, "Cation-based resistance change memory," J. Phys. D: Appl. Phys., volume 46 074005, 2013.
- [66] R. Waser, M. Aono, "Nanoionics-based resistive switching memories," Nat. Mater., vol. 6, pp. 833– 840, 2007.
- [67] I. Valov, R. Waser, J.R. Jameson, M.N. Kozicki, "Electrochemical metallization memoriesfundamentals, applications, prospects," *Nanotechnology*, vol. 22 254003, 2011.
- [68] N.E. Gilbert, M.N. Kozicki-"An Embeddable Multilevel-Cell Solid Electrolyte Memory Array", *IEEE Journal of Solid-State Circuits*, vol. 42, no. 6, pp. 1383-1391, June 2007.
- [69] S. Wald, J. Baker, M. Mitkova, N. Rafla, "A non-volatile memory array based on nano-ionic Conductive Bridge Memristors," *IEEE Workshop on Microelectronics and Electron Devices* (WMED), vol. 1, no. 4, pp,22, April 2011.
- [70] ITRS, www.itrs.net [online].
- [71] C. Gopalan, Y. Ma, T. Gallo, J. Wang, E. Runnion, J. Saenz, F. Koushan, P. Blanchard, and S. Hollmer, "Demonstration of Conductive Bridging Random Access Memory (CBRAM) in logic CMOS process," *Solid-State Electron.*, vol. 58, pp. 54-61, 2011
- [72] D. Kamalanathan, U. Russo, D. lelmini and M. N. Kozicki, "Voltage-Driven On–Off Transition and Tradeoff With Program and Erase Current in Programmable Metallization Cell (PMC) Memory," IEEE Electron Device Letters, vol.30, no.5, pp.553,555, May 2009.
- [73] D. Kamalanathan, S. Baliga, S.C.P. Thermadam, and M.N. Kozicki, "ON State Stability of Programmable Metalization Cell (PMC) Memory," *Non-Volatile Memory Technology Symposium NVMTS*, vol. 91, no. 96, pp.10-13, Nov. 2007
- [74] U. Russo, D. Kamalanathan, D. Ielmini, A. L. Lacaita and M. N. Kozicki, "Study of Multilevel Programming in Programmable Metallization Cell (PMC) Memory," *IEEE Trans. on Electron Devices*, vol. 56, no. 5, pp. 1040-1047, May 2009.
- [75] A. Paradel, G. Taillades, C. Cramer, M. Ribes, "Ion dynamic in superionic chalcogenide glasses studied in large frequency and temperature ranges", *Solid State Ionics*, 105 (1998) 139-148.
- [76] M. Mitkova, and M.N. Kozicki, "Silver incorporation in Ge-Se glasses used in programmable metallization cell devices," J. Non-Crystalline Solids, vol. 299-302, part 2, pp. 1023-1027, April 2002..
- [77] M. T. Kostyshin, E. V. Mikhailovskaya, and P. F. Romanenko, Sov. Phys. Solid St., vol. 8, pp. 451-453, 1966, (in Russian).
- [78] A. V. Kolobov, S. R. Elliott, "Photo-doping of amorphous chalcogenides by metals," Advances in Physics, vol. 40, pp. 625-684, February 1991.
- [79] M. Mitkova, M.N. Kozicki, H.C. Kim, T.L. Alford, "Crystallization Effects in Annealed thin Ge-Se films Photo diffused with Ag" J. Non-Crystalline Solids, 352 (2006) 1986-1990..
- [80] M.N. Kozicki, M. Mitkova, J. Zhu, M. Park, "Nanoscale phase separation in Ag-Ge-Se glasses", *Microelectronic Engineering* vol. 63, issues 1-3, pp. 155-159, Aug 2002.

- [81] M. Mitkova, M.N. Kozicki, H.C. Kim, and T. Alford, "Local structure resulting from photo and thermal diffusion of Ag in Ge-Se films, " *J. Non-Crystalline Solids*, vol. 338-340, pp. 552-556, Jun 2004.
- [82] J. D. Greenlee, W. L. Calley, M.W. Moseley and W. A. Doolittle "Comparison of Interfacial and Bulk Ionic Motion in Analog Memristors," *IEEE Trans. on Electron Devices*, vol. 60, no. 1, pp. 427-432, Jan. 2013.
- [83] Y. Huang, Y. Huang and T. Hsieh, "A study of phase transition behaviors of chalcogenide layers using in situ alternative-current impedance spectroscopy," *Journal of Applied Physics*, vol.111, no.12, pp.123706,123706-7, Jun 2012.
- [84] I. Snorri, M. Arikan, M. Carter, S. Weifeng and X. Gang, "Impedance spectroscopy of micron sized magnetic tunnel junctions with MgO tunnel barrier," *Appl. Phys. Lett.*, vol. 96, issue 23, 2010.
- [85] D. S. Jeong, H. Schroeder, R. Waser, "Impedance spectroscopy of TiO2 thin films showing resistive switching,," Appl. Phys. Lett., vol. 89, issue 8, 2006.
- [86] J. R. McDonald and W.B. Johnson, "Fundamentals of Impedance Spectroscopy", Impedance Spectroscopy: Theory, Experiment, and Applications, 2nd ed. New Jersey: John Wiley & Sons, Inc., 2005, ch. 1.
- [87] A. J. Bard and L. R. Faulkner, "Techniques Based on Concepts of Impedance", *Electrochemical Methods: Fundamentals and Applications*, 2nd ed. New York: John Wiley & Sons, Inc., 2005, ch. 10.
- [88] M.E. Orazem and B. Tribollet, "Preliminary Graphical Methods", Electrochemical Impedance Spectroscopy, New Jersey: John Wiley & Sons, Inc., 2008, ch. 17.
- [89] Logeeswaran VJ, Nobuhiko P. Kobayashi, M. Saif Islam, Wei Wu, Pratik Chaturvedi, Nicholas X. Fang, Shih Yuan Wang, and R. Stanley Williams, "Ultrasmooth Silver Thin Films Deposited with a Germanium Nucleation Layer", *Nano Letters*, vol. 9, no. 1, pp. 178-182, 2009.
- [90] M C Santhosh Kumar and B Pradeep, "Electrical properties of silver selenide thin films prepared by reactive evaporation", *Bulletin of Materials Science*, vol. 25, no. 5, pp. 407-411, Oct 2002.
- [91] Z. U. Borisova, T. S. Rikova, E. U. Turkina, and A. R.Tabolin, Inorg. Mater. 20, 1796 (1984) (in Russian).
- [92] Nobuaki Terakado, Keiji Tanaka, "Electrical response of chalcogenide films in the photodoping process", *Thin Solid Films*, no. 519, pp. 3773-3777, 2011.
- [93] K. Y. Tsou and E. B. Hensley, "Electron affinity of the alkaline earth chalcogenides", *Journal of Applied Physics*, vol.45, no.47, 1974.
- [94] Robert Fairman and Boris Ushkov, "Semiconducting Chalcogenide Glass II, Properties of Chalcogenide Glasses", *Academic Press*, ch. 2, Dec 2004.
- [95] J. P. Perdew, K. Burke, and M. Ernzerhof, "Generalized Gradient Approximation Made Simple," *Phys. Rev. Let.* 77, 3865, 1996.
- [96] J. P. Perdew, K. Burke, and M. Ernzerhof, "Generalized Gradient Approximation Made Simple," *Phys. Rev. Let.* 77, 3865, 1996.

- [97] D. R. Hamann, "Generalized norm-conserving pseudopotentials," *Phys. Rev. B*, 40, 2980, 1989.
- [98] H. J. Monkhorst and J. D. Pack, "Special points for Brillouin-zone integrations." *Phys. Rev. B*, 13, 5188, 1976.
- [99] S. Sze, *Physics of Semiconductor Devices*, Wiley, New York, 1981, pp. 16-18.