Matching Items (5)
Filtering by

Clear all filters

152908-Thumbnail Image.png
Description
A new photovoltaic (PV) array power converter circuit is presented. The salient features of this inverter are: transformerless topology, grounded PV array, and only film capacitors. The motivations are to reduce cost, eliminate leakage ground currents, and improve reliability. The use of Silicon Carbide (SiC) transistors is the key enabling

A new photovoltaic (PV) array power converter circuit is presented. The salient features of this inverter are: transformerless topology, grounded PV array, and only film capacitors. The motivations are to reduce cost, eliminate leakage ground currents, and improve reliability. The use of Silicon Carbide (SiC) transistors is the key enabling technology for this particular circuit to attain good efficiency.

Traditionally, grid connected PV inverters required a transformer for isolation and safety. The disadvantage of high frequency transformer based inverters is complexity and cost. Transformerless inverters have become more popular recently, although they can be challenging to implement because of possible high frequency currents through the PV array's stay capacitance to earth ground. Conventional PV inverters also typically utilize electrolytic capacitors for bulk power buffering. However such capacitors can be prone to decreased reliability.

The solution proposed here to solve these problems is a bi directional buck boost converter combined with half bridge inverters. This configuration enables grounding of the array's negative terminal and passive power decoupling with only film capacitors.

Several aspects of the proposed converter are discussed. First a literature review is presented on the issues to be addressed. The proposed circuit is then presented and examined in detail. This includes theory of operation, component selection, and control systems. An efficiency analysis is also conducted. Simulation results are then presented that show correct functionality. A hardware prototype is built and experiment results also prove the concept. Finally some further developments are mentioned.

As a summary of the research a new topology and control technique were developed. The resultant circuit is a high performance transformerless PV inverter with upwards of 97% efficiency.
ContributorsBreazeale, Lloyd C (Author) / Ayyanar, Raja (Thesis advisor) / Karady, George G. (Committee member) / Tylavsky, Daniel (Committee member) / Tsakalis, Konstantinos (Committee member) / Arizona State University (Publisher)
Created2014
153066-Thumbnail Image.png
Description
There has been a considerable growth in distributed photovoltaic (PV) genera-tion and its integration in electric power distribution systems. This has led to a change in the distribution system infrastructure. Properly planned distributed gen-eration can offer a variety of benefits for system operations and enhance opera-tional performance of the distribution

There has been a considerable growth in distributed photovoltaic (PV) genera-tion and its integration in electric power distribution systems. This has led to a change in the distribution system infrastructure. Properly planned distributed gen-eration can offer a variety of benefits for system operations and enhance opera-tional performance of the distribution system. However, high penetration of PV resources can give rise to operating conditions which do not arise in traditional systems and one of the potential issues that needs to be addressed involves impact on power quality of the system with respect to the spectral distortion in voltages and currents.

The test bed feeder model representing a real operational distribution feeder is developed in OpenDSS and the feeder modeling takes into consideration the ob-jective of analysis and frequency of interest. Extensive metering infrastructure and measurements are utilized for validation of the model at harmonic frequencies. The harmonic study performed is divided into two sections: study of impact of non-linear loads on total harmonic voltage and current distortions and study of impact of PV resources on high frequency spectral distortion in voltages and cur-rents. The research work incorporates different harmonic study methodologies such as harmonic and high frequency power flow, and frequency scan study. The general conclusions are presented based on the simulation results and in addition, scope for future work is discussed.
ContributorsJoshi, Titiksha Vjay (Author) / Heydt, Gerald T (Thesis advisor) / Ayyanar, Raja (Committee member) / Vittal, Vijay (Committee member) / Arizona State University (Publisher)
Created2014
153113-Thumbnail Image.png
Description
As residential photovoltaic (PV) systems become more and more common and widespread, their system architectures are being developed to maximize power extraction while keeping the cost of associated electronics to a minimum. An architecture that has become popular in recent years is the "DC optimizer" architecture, wherein one DC-DC

As residential photovoltaic (PV) systems become more and more common and widespread, their system architectures are being developed to maximize power extraction while keeping the cost of associated electronics to a minimum. An architecture that has become popular in recent years is the "DC optimizer" architecture, wherein one DC-DC converter is connected to the output of each PV module. The DC optimizer architecture has the advantage of performing maximum power-point tracking (MPPT) at the module level, without the high cost of using an inverter on each module (the "microinverter" architecture). This work details the design of a proposed DC optimizer. The design incorporates a series-input parallel-output topology to implement MPPT at the sub-module level. This topology has some advantages over the more common series-output DC optimizer, including relaxed requirements for the system's inverter. An autonomous control scheme is proposed for the series-connected converters, so that no external control signals are needed for the system to operate, other than sunlight. The DC optimizer in this work is designed with an emphasis on efficiency, and to that end it uses GaN FETs and an active clamp technique to reduce switching and conduction losses. As with any parallel-output converter, phase interleaving is essential to minimize output RMS current losses. This work proposes a novel phase-locked loop (PLL) technique to achieve interleaving among the series-input converters.
ContributorsLuster, Daniel (Author) / Ayyanar, Raja (Thesis advisor) / Bakkaloglu, Bertan (Committee member) / Kiaei, Sayfe (Committee member) / Arizona State University (Publisher)
Created2014
154979-Thumbnail Image.png
Description
This research mainly focuses on improving the utilization of photovoltaic (PV) re-sources in distribution systems by reducing their variability and uncertainty through the integration of distributed energy storage (DES) devices, like batteries, and smart PV in-verters. The adopted theoretical tools include statistical analysis and convex optimization. Operational issues have

This research mainly focuses on improving the utilization of photovoltaic (PV) re-sources in distribution systems by reducing their variability and uncertainty through the integration of distributed energy storage (DES) devices, like batteries, and smart PV in-verters. The adopted theoretical tools include statistical analysis and convex optimization. Operational issues have been widely reported in distribution systems as the penetration of PV resources has increased. Decision-making processes for determining the optimal allo-cation and scheduling of DES, and the optimal placement of smart PV inverters are con-sidered. The alternating current (AC) power flow constraints are used in these optimiza-tion models. The first two optimization problems are formulated as quadratically-constrained quadratic programming (QCQP) problems while the third problem is formu-lated as a mixed-integer QCQP (MIQCQP) problem. In order to obtain a globally opti-mum solution to these non-convex optimization problems, convex relaxation techniques are introduced. Considering that the costs of the DES are still very high, a procedure for DES sizing based on OpenDSS is proposed in this research to avoid over-sizing.

Some existing convex relaxations, e.g. the second order cone programming (SOCP) relaxation and semidefinite programming (SDP) relaxation, which have been well studied for the optimal power flow (OPF) problem work unsatisfactorily for the DES and smart inverter optimization problems. Several convex constraints that can approximate the rank-1 constraint X = xxT are introduced to construct a tighter SDP relaxation which is referred to as the enhanced SDP (ESDP) relaxation using a non-iterative computing framework. Obtaining the convex hull of the AC power flow equations is beneficial for mitigating the non-convexity of the decision-making processes in power systems, since the AC power flow constraints exist in many of these problems. The quasi-convex hull of the quadratic equalities in the AC power bus injection model (BIM) and the exact convex hull of the quadratic equality in the AC power branch flow model (BFM) are proposed respectively in this thesis. Based on the convex hull of BFM, a novel convex relaxation of the DES optimizations is proposed. The proposed approaches are tested on a real world feeder in Arizona and several benchmark IEEE radial feeders.
ContributorsLi, Qifeng (Author) / Vittal, Vijay (Thesis advisor) / Heydt, Gerald T (Committee member) / Mittelmann, Hans D (Committee member) / Ayyanar, Raja (Committee member) / Arizona State University (Publisher)
Created2016
171673-Thumbnail Image.png
Description
The performance of voltage source inverter (VSI) in terms of output waveform quality, conversion efficiency and common mode noise depends greatly on the pulse width modulation (PWM) method. In this work, a low-loss space vector PWM i.e., 240°-clamped space vector PWM (240CPWM) is proposed to improve the performance of VSIs

The performance of voltage source inverter (VSI) in terms of output waveform quality, conversion efficiency and common mode noise depends greatly on the pulse width modulation (PWM) method. In this work, a low-loss space vector PWM i.e., 240°-clamped space vector PWM (240CPWM) is proposed to improve the performance of VSIs in electric/hybrid electric vehicles (EV/HEVs) and grid connected photovoltaic (PV) systems. The salient features of 240CPWM include 240° clamping of each phase pole to positive or negative DC bus in a fundamental cycle ensuring that switching losses are reduced by a factor of seven as compared to conventional space vector PWM (CSVPWM) at unity power factor. Zero states are completely eliminated and only two nearest active states are used ensuring that there is no penalty in terms of total harmonic distortion (THD) in line current. The THD of the line current is analyzed using the notion of stator flux ripple and compared with conventional and discontinuous PWM method. Discontinuous PWM methods achieve switching loss reduction at the expense of higher THD while 240CPWM achieves a much greater loss reduction without impacting the THD. The analysis and performance of 240CPWM are validated on a 10 kW two-stage experimental prototype. Common mode voltage (CMV) and leakage current characteristics of 240CPWM are analyzed in detail. It is shown analytically that 240CPWM reduces the CMV and leakage current as compared to other PWM methods while simultaneously reducing the switching loss and THD. Experimental results from a 10-kW hardware prototype conform to the analytical discussions and validate the superior performance of 240CPWM. 240CPWM requires a six-pulse dynamic DC link voltage that introduces low frequency harmonics in DC input current and/or AC line currents that can affect maximum power point tracking, battery life or THD in line current. Four topologies have been proposed to minimize the low frequency harmonics in input and line currents in grid-connected PV system with 240CPWM. In order to achieve further benefits in terms of THD and device stress reduction, 240CPWM is extended to three-level inverters. The performance metrics such as THD and switching loss for 240CPWM are analyzed in three-level inverter.
ContributorsQamar, Hafsa (Author) / Ayyanar, Raja (Thesis advisor) / Yu, Hongbin (Committee member) / Lei, Qin (Committee member) / Weng, Yang (Committee member) / Arizona State University (Publisher)
Created2022