Matching Items (1,568)
Filtering by

Clear all filters

151765-Thumbnail Image.png
Description
An imaging measurement technique is developed using surface plasmon resonance. Plasmonic-based electrochemical current imaging (P-ECi) method has been developed to image the local electrochemical current optically, it allows us to measure the current density quickly and non-invasively [1, 2]. In this thesis, we solve the problems when we extand the

An imaging measurement technique is developed using surface plasmon resonance. Plasmonic-based electrochemical current imaging (P-ECi) method has been developed to image the local electrochemical current optically, it allows us to measure the current density quickly and non-invasively [1, 2]. In this thesis, we solve the problems when we extand the P-ECi technique to the field of thin film system. The P-ECi signal in thin film structure was found to be directly proportional to the electrochemical current. The upper-limit of thin film thickness to use the proportional relationship between P-ECi signal and EC current was discussed by experiment and simulation. Furthermore, a new algorithm which can calculate the current density from P-ECi signal without any thickness limitation is developed and tested. Besides, surface plasmon resonance is useful phenomenon which can be used to detect the changes in the refractive index near the gold sensing surface. With the assistance of pH indicator, by applied EC potential on the gold film as the working electrode, the detection of H2 evolution reaction can be enhanced. This measurement technique is useful in analyzing local EC information and H2 evolution. References [1] S. Wang, et al., "Electrochemical Surface Plasmon Resonance: Basic Formalism and Experimental Validation," Analytical Chemistry, vol. 82, pp. 935-941, 2010/02/01 2010. [2] X. Shan, et al., "Imaging Local Electrochemical Current via Surface Plasmon Resonance," Science, vol. 327, pp. 1363-1366, March 12, 2010 2010.
ContributorsZhao, Yanjun (Author) / Tao, Nongjian (Thesis advisor) / Wang, Shaopeng (Committee member) / Tsow, Tsing (Committee member) / Arizona State University (Publisher)
Created2013
151182-Thumbnail Image.png
Description
ABSTRACT As the technology length shrinks down, achieving higher gain is becoming very difficult in deep sub-micron technologies. As the supply voltages drop, cascodes are very difficult to implement and cascade amplifiers are needed to achieve sufficient gain with required output swing. This sets the fundamental limit on the SNR

ABSTRACT As the technology length shrinks down, achieving higher gain is becoming very difficult in deep sub-micron technologies. As the supply voltages drop, cascodes are very difficult to implement and cascade amplifiers are needed to achieve sufficient gain with required output swing. This sets the fundamental limit on the SNR and hence the maximum resolution that can be achieved by ADC. With the RSD algorithm and the range overlap, the sub ADC can tolerate large comparator offsets leaving the linearity and accuracy requirement for the DAC and residue gain stage. Typically, the multiplying DAC requires high gain wide bandwidth op-amp and the design of this high gain op-amp becomes challenging in the deep submicron technologies. This work presents `A 12 bit 25MSPS 1.2V pipelined ADC using split CLS technique' in IBM 130nm 8HP process using only CMOS devices for the application of Large Hadron Collider (LHC). CLS technique relaxes the gain requirement of op-amp and improves the signal-to-noise ratio without increase in power or input sampling capacitor with rail-to-rail swing. An op-amp sharing technique has been incorporated with split CLS technique which decreases the number of op-amps and hence the power further. Entire pipelined converter has been implemented as six 2.5 bit RSD stages and hence decreases the latency associated with the pipelined architecture - one of the main requirements for LHC along with the power requirement. Two different OTAs have been designed to use in the split-CLS technique. Bootstrap switches and pass gate switches are used in the circuit along with a low power dynamic kick-back compensated comparator.
ContributorsSwaminathan, Visu Vaithiyanathan (Author) / Barnaby, Hugh (Thesis advisor) / Bakkaloglu, Bertan (Committee member) / Christen, Jennifer Blain (Committee member) / Arizona State University (Publisher)
Created2012
ContributorsPeel, Heather (Performer) / ASU Library. Music Library (Publisher)
Created2017-11-19
ContributorsDobbs, Quincy (Performer) / Purkey, Peggy (Performer) / Ward, Geoffrey (Performer) / Robinson, Susan (Performer) / Hollmann, Ann (Performer) / Quamme, Gary (Performer) / DePuy, Alan (Performer) / ASU Library. Music Library (Publisher)
Created1998-12-02
ContributorsAndrews, Colin (Performer) / Fishell, Janette (Performer) / ASU Library. Music Library (Publisher)
Created2006-11-05
ContributorsRussell, Timothy Wells (Conductor) / Lawlor, Mark (Conductor) / Luca, Sergiu (Performer) / Ferguson, Homer (Performer) / Chamber Orchestra (Performer) / Choral Union (Performer) / ASU Library. Music Library (Publisher)
Created2002-10-17
ContributorsBartschi, Kenneth (Performer) / Taylor, Marshall (Performer) / ASU Library. Music Library (Publisher)
Created1989-04-23
ContributorsCera, Francesco (Performer) / ASU Library. Music Library (Publisher)
Created2008-10-12
ContributorsASU Library. Music Library (Publisher)
Created2008-11-16