Matching Items (7)
Filtering by

Clear all filters

152978-Thumbnail Image.png
Description
Nonvolatile memory (NVM) technologies have been an integral part of electronic systems for the past 30 years. The ideal non-volatile memory have minimal physical size, energy usage, and cost while having maximal speed, capacity, retention time, and radiation hardness. A promising candidate for next-generation memory is ion-conducting bridging RAM which

Nonvolatile memory (NVM) technologies have been an integral part of electronic systems for the past 30 years. The ideal non-volatile memory have minimal physical size, energy usage, and cost while having maximal speed, capacity, retention time, and radiation hardness. A promising candidate for next-generation memory is ion-conducting bridging RAM which is referred to as programmable metallization cell (PMC), conductive bridge RAM (CBRAM), or electrochemical metallization memory (ECM), which is likely to surpass flash memory in all the ideal memory characteristics. A comprehensive physics-based model is needed to completely understand PMC operation and assist in design optimization.

To advance the PMC modeling effort, this thesis presents a precise physical model parameterizing materials associated with both ion-rich and ion-poor layers of the PMC's solid electrolyte, so that captures the static electrical behavior of the PMC in both its low-resistance on-state (LRS) and high resistance off-state (HRS). The experimental data is measured from a chalcogenide glass PMC designed and manufactured at ASU. The static on- and off-state resistance of a PMC device composed of a layered (Ag-rich/Ag-poor) Ge30Se70 ChG film is characterized and modeled using three dimensional simulation code written in Silvaco Atlas finite element analysis software. Calibrating the model to experimental data enables the extraction of device parameters such as material bandgaps, workfunctions, density of states, carrier mobilities, dielectric constants, and affinities.

The sensitivity of our modeled PMC to the variation of its prominent achieved material parameters is examined on the HRS and LRS impedance behavior.

The obtained accurate set of material parameters for both Ag-rich and Ag-poor ChG systems and process variation verification on electrical characteristics enables greater fidelity in PMC device simulation, which significantly enhances our ability to understand the underlying physics of ChG-based resistive switching memory.
ContributorsRajabi, Saba (Author) / Barnaby, Hugh (Thesis advisor) / Kozicki, Michael (Committee member) / Vasileska, Dragica (Committee member) / Arizona State University (Publisher)
Created2014
149908-Thumbnail Image.png
Description
Programmable Metallization Cell (PMC) is a technology platform which utilizes mass transport in solid or liquid electrolyte coupled with electrochemical (redox) reactions to form or remove nanoscale metallic electrodeposits on or in the electrolyte. The ability to redistribute metal mass and form metallic nanostructure in or on a structure in

Programmable Metallization Cell (PMC) is a technology platform which utilizes mass transport in solid or liquid electrolyte coupled with electrochemical (redox) reactions to form or remove nanoscale metallic electrodeposits on or in the electrolyte. The ability to redistribute metal mass and form metallic nanostructure in or on a structure in situ, via the application of a bias on laterally placed electrodes, creates a large number of promising applications. A novel PMC-based lateral microwave switch was fabricated and characterized for use in microwave systems. It has demonstrated low insertion loss, high isolation, low voltage operation, low power and low energy consumption, and excellent linearity. Due to its non-volatile nature the switch operates with fewer biases and its simple planar geometry makes possible innovative device structures which can be potentially integrated into microwave power distribution circuits. PMC technology is also used to develop lateral dendritic metal electrodes. A lateral metallic dendritic network can be grown in a solid electrolyte (GeSe) or electrodeposited on SiO2 or Si using a water-mediated method. These dendritic electrodes grown in a solid electrolyte (GeSe) can be used to lower resistances for applications like self-healing interconnects despite its relatively low light transparency; while the dendritic electrodes grown using water-mediated method can be potentially integrated into solar cell applications, like replacing conventional Ag screen-printed top electrodes as they not only reduce resistances but also are highly transparent. This research effort also laid a solid foundation for developing dendritic plasmonic structures. A PMC-based lateral dendritic plasmonic structure is a device that has metallic dendritic networks grown electrochemically on SiO2 with a thin layer of surface metal nanoparticles in liquid electrolyte. These structures increase the distribution of particle sizes by connecting pre-deposited Ag nanoparticles into fractal structures and result in three significant effects, resonance red-shift, resonance broadening and resonance enhancement, on surface plasmon resonance for light trapping simultaneously, which can potentially enhance thin film solar cells' performance at longer wavelengths.
ContributorsRen, Minghan (Author) / Kozicki, Michael (Thesis advisor) / Schroder, Dieter (Committee member) / Roedel, Ronald (Committee member) / Barnaby, Hugh (Committee member) / Arizona State University (Publisher)
Created2011
154875-Thumbnail Image.png
Description
Layers of intrinsic hydrogenated amorphous silicon and amorphous silicon carbide

were prepared on a polished, intrinsic crystalline silicon substrate via plasma-enhanced chemical vapor deposition to simulate heterojunction device relevant stacks of various materials. The minority carrier lifetime, optical band gap and FTIR spectra were observed at incremental stages of thermal annealing.

Layers of intrinsic hydrogenated amorphous silicon and amorphous silicon carbide

were prepared on a polished, intrinsic crystalline silicon substrate via plasma-enhanced chemical vapor deposition to simulate heterojunction device relevant stacks of various materials. The minority carrier lifetime, optical band gap and FTIR spectra were observed at incremental stages of thermal annealing. By observing the changes in the lifetimes the sample structure responsible for the most thermally robust surface passivation could be determined. These results were correlated to the optical band gap and the position and relative area of peaks in the FTIR spectra related to to silicon-hydrogen bonds in the layers. It was found that due to an increased presence of hydrogen bonded to silicon at voids within the passivating layer, hydrogenated amorphous silicon carbide at the interface of the substrate coupled with a hydrogenated amorphous silicon top layer provides better passivation after high temperature annealing than other device structures.
ContributorsJackson, Alec James (Author) / Holman, Zachary (Thesis advisor) / Bertoni, Mariana (Committee member) / Kozicki, Michael (Committee member) / Arizona State University (Publisher)
Created2016
137646-Thumbnail Image.png
Description
The project described here is a solar powered intrusion detection system consisting of three modules: a battery recharging circuit, a laser emitter and photodetector pair, and a Wi- Fi connectivity board. Over the preceding seven months, great care has been taken for the design and construction of this system. The

The project described here is a solar powered intrusion detection system consisting of three modules: a battery recharging circuit, a laser emitter and photodetector pair, and a Wi- Fi connectivity board. Over the preceding seven months, great care has been taken for the design and construction of this system. The first three months were spent researching and selecting suitable IC's and external components (e.g. solar panel, batteries, etc.). Then, the next couple of months were spent ordering specific materials and equipment for the construction of our prototype. Finally, the last two months were used to build a working prototype, with a substantial amount of time used for perfecting our system's packaging and operation. This report will consist of a detailed discussion of our team's research, design activities, prototype implementation, final budget, and final schedule. Technical discussion of the concepts behind our design will assist with understanding the design activities and prototype implementation sections that will follow. Due to the generous funding of the group from the Barrett Honors College, our overall budget available for the project was $1600. Of that amount, only $334.51 was spent on the actual system components, with $829.42 being spent on the equipment and materials needed for the testing and construction of the prototype. As far as the schedule goes, we are essentially done with the project. The only tasks left to finish are a successful defense of the project at the oral presentation on Friday, 29 March 2013, followed by a successful demo on 26 April 2013.
ContributorsTroyer, Nicole L. (Co-author) / Shtayer, Idan (Co-author) / Guise, Chris (Co-author) / Kozicki, Michael (Thesis director) / Roedel, Ronald (Committee member) / Goodnick, Stephen (Committee member) / Barrett, The Honors College (Contributor) / Electrical Engineering Program (Contributor)
Created2013-05
148445-Thumbnail Image.png
Description

This is a test plan document for Team Aegis' capstone project that has the goal of mitigating single event upsets in NAND flash memory caused by space radiation.

ContributorsForman, Oliver Ethan (Co-author) / Smith, Aiden (Co-author) / Salls, Demetra (Co-author) / Kozicki, Michael (Thesis director) / Hodge, Chris (Committee member) / Electrical Engineering Program (Contributor) / Barrett, The Honors College (Contributor)
Created2021-05
132279-Thumbnail Image.png
Description
Energy poverty is the lack of access to the basic energy resources needed for human development. Fossil fuels, through their heavy emissions and transience, are slowly but surely leaving room for change in the energy sector as renewable energy sources rise to the challenge of sustainable, clean, and cost-efficient energy

Energy poverty is the lack of access to the basic energy resources needed for human development. Fossil fuels, through their heavy emissions and transience, are slowly but surely leaving room for change in the energy sector as renewable energy sources rise to the challenge of sustainable, clean, and cost-efficient energy production. Because it is mostly located in rural areas, solutions crafted against energy poverty need to be appropriate for those areas and their development objectives. As top contenders, photovoltaics insertion in the energy market has largely soared creating, therefore, a need for its distributed energy resources to interconnect appropriately to the area electrical power system. EEE Senior Design Team 11 saw in this the need to design an advanced photovoltaic inverter with those desired grid functions but also leveraging the technological superiority of wide bandgap devices over silicon semiconductors. The honors creative project is an integral part of the senior design capstone project for Team 11. It has a two-front approach, first exploring the IEEE 1547-2018 standard on distributed energy resources; then focusing on the author’s personal contribution to the aforementioned senior design project: digital signal processing and grid support implementation. This report serves as an accompanying write up to the creative project.
ContributorsTall, Ndeye Maty (Author) / Ayyanar, Raja (Thesis director) / Kozicki, Michael (Committee member) / Electrical Engineering Program (Contributor) / Barrett, The Honors College (Contributor)
Created2019-05
131146-Thumbnail Image.png
Description
Interposers have been used in the system packaging industry for years. They have advanced from basic devices used for connection to providing new opportunities for System-in-Package and System-on-Chip architectures. Currently interposers cannot be reconfigured. Systems may implement extra input-output connections for hard reconfiguration. However, programmable metallization cells (PMC) offer the

Interposers have been used in the system packaging industry for years. They have advanced from basic devices used for connection to providing new opportunities for System-in-Package and System-on-Chip architectures. Currently interposers cannot be reconfigured. Systems may implement extra input-output connections for hard reconfiguration. However, programmable metallization cells (PMC) offer the opportunity to change this. PMCs offer reliable and fast switching that has the potential to be used as resistive memory cells as well. PMCs operate by growing a metal filament from the device cathode to its anode through a solid electrolyte by applying a voltage. By reversing the voltage bias, the filament will retract. The PMC’s electrolyte can also be made from a range of materials being chalcogen or oxide based, allowing for integration in a variety of systems. By utilizing PMCs in an interposer to create a “smart interposer,” it would be possible to create easily reconfigurable systems. This project investigated how PMCs function in a lab setting. By using a probe station, the current-voltage characteristics were generated for a variety of limiting current values. The PMC on and off state resistances were extrapolated for further understanding of its switch function. In addition, works-like prototypes were developed to show the function a smart interposer. In these prototypes, transistors or relays were used as the switching mechanism in place of the PMCs. The final works-like prototype demonstrated how a smart interposer might function by using a switching mechanism to swap between half adder and full adder outputs for the same inputs.
ContributorsSpiker, Bradley Dahlton (Author) / Kozicki, Michael (Thesis director) / Gonzalez Velo, Yago (Committee member) / Electrical Engineering Program (Contributor, Contributor) / Barrett, The Honors College (Contributor)
Created2020-05