2026-05-24T16:20:55Zhttps://keep.lib.asu.edu/oai/request

oai:keep.lib.asu.edu:node-1578602024-12-20T18:25:12Zoai_pmh:alloai_pmh:repo_items

157860 https://hdl.handle.net/2286/R.I.55562 http://rightsstatements.org/vocab/InC/1.0/ 2019 81 pages Doctoral Dissertation Academic theses Text eng Singh, Shrikant Kiaei, Sayfe Bakkaloglu, Bertan Kitchen, Jennifer Song, Hongjiang Arizona State University Doctoral Dissertation Electrical Engineering 2019 Power management integrated circuit (PMIC) design is a key module in almost all electronics around us such as Phones, Tablets, Computers, Laptop, Electric vehicles, etc. The on-chip loads such as microprocessors cores, memories, Analog/RF, etc. requires multiple supply voltage domains. Providing these supply voltages from off-chip voltage regulators will increase the overall system cost and limits the performance due to the board and package parasitics. Therefore, an on-chip fully integrated voltage regulator (FIVR) is required.<br/><br/>The dissertation presents a topology for a fully integrated power stage in a DC-DC buck converter achieving a high-power density and a time-domain hysteresis based highly integrated buck converter. A multi-phase time-domain comparator is proposed in this work for implementing the hysteresis control, thereby achieving a process scaling friendly highly digital design. A higher-order LC notch filter along with a flying capacitor which couples the input and output voltage ripple is implemented. The power stage operates at 500 MHz and can deliver a maximum power of 1.0 W and load current of 1.67 A, while occupying 1.21 mm2 active die area. Thus achieving a power density of 0.867 W/mm2 and current density of 1.377 A/mm2. The peak efficiency obtained is 71% at 780 mA of load current. The power stage with the additional off-chip LC is utilized to design a highly integrated current mode hysteretic buck converter operating at 180 MHz. It achieves 20 ns of settling and 2-5 ns of rise/fall time for reference tracking. <br/><br/>The second part of the dissertation discusses an integrated low voltage switched-capacitor based power sensor, to measure the output power of a DC-DC boost converter. This approach results in a lower complexity, area, power consumption, and a lower component count for the overall PV MPPT system. Designed in a 180 nm CMOS process, the circuit can operate with a supply voltage of 1.8 V. It achieves a power sense accuracy of 7.6%, occupies a die area of 0.0519 mm2, and consumes 0.748 mW of power. Electrical Engineering Energy Buck Converter DC- DC Digital Hysteresis Control Fully Integrated Voltage Regulator Power Density Time Domain Time-Domain/Digital Frequency Synchronized Hysteresis Based Fully Integrated Voltage Regulator